TUSB9261 USB 3.0 TO SATA BRIDGE

Data Manual



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

> Literature Number: SLLSE67F March 2011-Revised July 2013

SLLSE67F-MARCH 2011-REVISED JULY 2013

Contents

| 1 | MAIN | FEATURES | 5 |
|---|-------|---|-----|
| | 1.1 | TUSB9261 Features | 5 |
| | 1.2 | Target Applications | 5 |
| 2 | RELA | TED DOCUMENTS | 6 |
| | 2.1 | TUSB9261 Related Documentation | . 6 |
| 3 | INTRO | DDUCTION | 7 |
| | 3.1 | System Overview | . 7 |
| | 3.2 | Device Block Diagram | . 7 |
| 4 | OPER | ATION | |
| | 4.1 | General Functionality | . 9 |
| | 4.2 | Firmware Support | 10 |
| | 4.3 | GPIO/PWM LED Designations | 10 |
| | 4.4 | Power Up and Reset Sequence | 11 |
| 5 | SIGN | AL DESCRIPTIONS | |
| 6 | CLOC | CK CONNECTIONS | 17 |
| | 6.1 | Clock Source Requirements | 17 |
| | 6.2 | Clock Source Selection Guide | 17 |
| | 6.3 | Oscillator | |
| | 6.4 | Crystal | |
| 7 | ELEC | TRICAL SPECIFICATIONS | |
| | 7.1 | Absolute Maximum Ratings | |
| | 7.2 | Thermal Information | |
| | 7.3 | Recommended Operating Conditions | |
| | 7.4 | DC Electrical Characteristics for 3.3-V Digital I/O | |
| 8 | POW | | 21 |

SLLSE67F-MARCH 2011-REVISED JULY 2013

List of Figures

| 3-1 | Device Block Diagram | <u>8</u> |
|-----|-----------------------------|-----------|
| 6-1 | Typical Crystal Connections | <u>17</u> |



List of Tables

| 4-1 | GPIO/PWM LED Designations | <u>10</u> |
|-----|---|-----------|
| 5-1 | I/O Definitions | <u>13</u> |
| 5-2 | Clock and Reset Signals | <u>13</u> |
| 5-3 | SATA Interface Signals | <u>13</u> |
| 5-4 | USB Interface Signals | 14 |
| 5-5 | Serial Peripheral Interface (SPI) Signals | 14 |
| 5-6 | JTAG, GPIO, and PWM Signals | 15 |
| 5-7 | Power and Ground Signals | 16 |
| 6-1 | Oscillator Specification | 18 |
| 6-2 | Crystal Specification | 18 |
| 8-1 | SuperSpeed USB Power Consumption | |
| 8-2 | High Speed USB Power Consumption | <u>21</u> |



SLLSE67F-MARCH 2011-REVISED JULY 2013

USB 3.0 TO SATA BRIDGE

Check for Samples: TUSB9261

1 MAIN FEATURES

1.1 TUSB9261 Features

- Universal Serial Bus (USB)
 - SuperSpeed USB 3.0 Compliant TID 340730020
 - Integrated Transceiver Supports SS/HS/FS Signaling
 - Best in Class Adaptive Equalizer
 - Allows for Greater Jitter Tolerance in the Receiver
 - USB Class Support
 - USB Attached SCSI Protocol (UASP)
 - USB Mass Storage Class Bulk-Only Transport (BOT)
 - Support for Error Conditions Per the 13 Cases (Defined in the BOT Specification)
 - USB Bootability Support
 - USB Human Interface Device (HID)
 - Supports Firmware Update Via USB, Using a TI Provided Application
- SATA Interface
 - Serial ATA Specification Revision 2.6
 - gen1i, gen1m, gen2i, and gen2m
 - Support for Mass-Storage Devices Compatible With the ATA/ATAPI-8 Specification
- Integrated ARM Cortex M3 Core
 - Customizable Application Code Loaded From EEPROM Via SPI Interface
 - Two Additional SPI Port Chip Selects for Peripheral Connection
 - Up to 12 GPIOs for End-User Configuration
 - 2 GPIOs Have PWM Functionality for LED Blink Speed Control
 - Serial Communications Interface for Debug (UART)
- General Features
 - Integrated Spread Spectrum Clock Generation Enables Operation from a Single Low Cost Crystal or Clock Oscillator
 - Supports 20, 25, 30 or 40 MHz
 - A JTAG Interface is Used for IEEE1149.1 and IEEE1149.6 Boundary Scan
 - Available in a Fully RoHS Compliant Package

1.2 Target Applications

- External HDD/SSD
- External DVD
- External CD
- HDD-Based Portable Media Player



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLSE67F - MARCH 2011 - REVISED JULY 2013

TEXAS INSTRUMENTS

www.ti.com

2 RELATED DOCUMENTS

2.1 TUSB9261 Related Documentation

- 1. TUSB9260 Implementation Guide (SLLA301)
- 2. TUSB9260/TUSB9261 Flash Burner User Guide (SLLU125)




TUSB9261

SLLSE67F-MARCH 2011-REVISED JULY 2013

3 INTRODUCTION

3.1 System Overview

The TUSB9261 is an ARM cortex M3 microcontroller based USB 3.0 to serial ATA bridge. It provides the necessary hardware and firmware to implement a USB attached SCSI protocol (UASP) compliant mass storage device suitable for bridging hard disk drives (HDD), solid state disk drives (SSD), optical drives and other compatible SATA 1.5-Gbps or SATA 3.0-Gbps devices to a USB 3.0 bus. In addition to UASP support, the firmware implements the mass storage class bulk-only transport (BOT), and USB human interface device (HID) interfaces.



(1) USB connection is made at either SuperSpeed or High-Speed depending on the upstream connection support.

3.2 Device Block Diagram

The major functional blocks are as follows:

- Cortex M3 microcontroller subsystem including the following peripherals:
 - Time interrupt modules, including watchdog timer
 - Universal asynchronous receive/transmit (SCI)
 - Serial peripheral interface (SPI)
 - General purpose input/output (GPIO)
 - PWM for support of PWM outputs (PWM)
- USB 3.0 Core (endpoint controller) and integrated USB 3.0 PHY
- AHCI compliant SATA controller and integrated SATA PHY
 - Supporting gen1i, gen1m, gen2i, and gen2m
- Chip level clock generation and distribution
- Support for JTAG 1149.1 and 1149.6

TUSB9261

SLLSE67F - MARCH 2011 - REVISED JULY 2013

INSTRUMENTS

www.ti.com

TEXAS




Figure 3-1. Device Block Diagram



4 OPERATION

4.1 General Functionality

The TUSB9261 ROM contains boot code that executes after a global reset which performs the initial configuration required to load a firmware image from an attached SPI flash memory to local RAM.

Once the firmware is loaded it configures the SATA advanced host controller interface host bus adapter (AHCI) and the USB device controller. In addition, the configuration of the AHCI includes a port reset which initiates an out of band (OOB) TX sequence from the AHCI link layer to determine if a device is connected, and if so negotiate the connection speed with the device (3.0 Gbps or 1.5 Gbps).

The configuration of the USB device controller includes creation of the descriptors, configuration of the device endpoints for support of UASP and USB mass storage class bulk-only transport (BOT), allocation of memory for the transmit request blocks (TRBs), and creation of the TRBs necessary to transmit and receive packet data over the USB. In addition, the firmware provides any other custom configuration required for application specific implementation, for example a HID interface for user initiated backup.

After USB device controller configuration is complete, if a SATA device was detected during the AHCI configuration the firmware connects the device to the USB bus when VBUS is detected. According to the USB 3.0 specification, the TUSB9261 will initially try to connect at SuperSpeed USB, if successful it will enter U0; otherwise, after the training time out it will enable the DP pull up and connect as a USB 2.0 high-speed or full-speed device depending on the speed supported by host or hub port.

When connected, the firmware presents the BOT interface as the primary interface and the UASP interface as the secondary interface. If the host stack is UASP aware, it can enable the UASP interface using a SET_INTERFACE request for alternate interface 1.

Following speed negotiation, the device should transmit a device to host (D2H) FIS with the device signature. This first D2H FIS is received by the link layer and copied to the port signature register. When firmware is notified of the device connection it queries the device for capabilities using the IDENTIFY DEVICE command. Firmware then configures the device as appropriate for its interface and features supported, for example an HDD that supports native command queuing (NCQ).

•

SLLSE67F - MARCH 2011 - REVISED JULY 2013

4.2 Firmware Support

Default firmware support is provided for the following:

- SuperSpeed USB and USB 2.0 High-Speed and Full-Speed
- USB Attached SCSI Protocol (UASP)
- USB Mass Storage Class (MSC) Bulk-Only Transport (BOT)
 Including the 13 Error Cases
- USB Mass Storage Specification for Bootability
- USB Device Class Definition for Human Interface Devices (HID)
 Firmware Update and Custom Functionality (e.g. One-Touch Backup)
- Serial ATA Advanced Host Controller Interface (AHCI)
- General Purpose Input/Output (GPIO)
 - LED Control and Custom Functions (e.g. One-Touch Backup Control)
- Pulse Width Modulation (PWM)
 - LED Dimming Control
- Serial Peripheral Interface (SPI)
 - Firmware storage and storing Custom Device Descriptors
 - Serial Communications Interface (SCI)
 - Debug Output Only

4.3 GPIO/PWM LED Designations

The default firmware provided by TI drives the GPIO and PWM outputs as listed in the table below.

| GPIO0 | SW heartbeat | | | | | |
|--------------------|--|-------------------------|--|--|--|--|
| | | 00: U3 state or default | | | | |
| GPIO1/GPIO5 | USB3 power state (U0-U3) | 01: U2 state | | | | |
| GFI01/GFI05 | | 10: U1 state | | | | |
| | | 11: U0 state | | | | |
| GPIO2 | HS/FS suspend | | | | | |
| GPIO3 | Push button input on customer board | | | | | |
| GPIO4 | Not used | | | | | |
| GPIO6 | FS/HS connected | | | | | |
| GPIO7 | SS connected | | | | | |
| PWM0 | Disk activity | | | | | |
| PWM1 | U3 or HS/FS suspend state (fades high and lo | ew) | | | | |
| GPIO10 (SPICS1) | Not used | | | | | |
| GPIO11 (SPICS2) | Not used | | | | | |

The LED's on the TUSB9261 Product Development Kit (PDK) board are connected as in the table above. Please see the TUSB9261 PDK Guide for more information on GPIO LED connection and usage. This EVM is available for purchase, contact TI for ordering information.

www.ti.com

ISTRUMENTS

FXAS



4.4 Power Up and Reset Sequence

The TUSB9261 does not have specific power sequencing requirements with respect to the core power (VDD), I/O power (VDD33), or analog power (VDDA33). The core power (VDD) or IO power (VDD33) may be powered up for an indefinite period of time while others are not powered up if all of these constraints are met:

- All maximum ratings and recommended operating conditions are observed.
- All warnings about exposure to maximum rated and recommended conditions are observed, particularly junction temperature. These apply to power transitions as well as normal operation.
- Bus contention while VDD33 is powered up must be limited to 100 hours over the projected life-time of the device.
- Bus contention while VDD33 is powered down may violate the absolute maximum ratings.

A supply bus is powered up when the voltage is within the recommended operating range. It is powered down when it is below that range, either stable or in transition.

A minimum reset duration of 2 ms is required. This is defined as the time when the power supplies are in the recommended operating range to the de-assertion of GRSTz.



5 SIGNAL DESCRIPTIONS




Table 5-1. I/O Definitions

| I/O TYPE | DESCRIPTION |
|----------|-----------------------------|
| I | Input |
| 0 | Output |
| I/O | Input - Output |
| PU | Internal pull-up resistor |
| PD | Internal pull-down resistor |
| PWR | Power signal |

Table 5-2. Clock and Reset Signals


| TERMINAL | | | | | | |
|--------------|------------|----------|---|---|---|--|
| NAME | PIN NO. | I/O | | DESCRIPTIO | N | |
| GRSTz | 4 | l PU | | set brings all of the TUSB92 serted, the device is complet | 61 internal registers to their default ely nonfunctional. | |
| XI | 52 | I | | an external oscillator. When u | ternal oscillator. The input may alternately using a crystal a 1-M Ω feedback resistor | |
| хо | 54 | 0 | Crystal output. This terminal is the crystal output for the internal oscillator. If XI is driven by an external oscillator this pin may be left unconnected. When using a crystal a 1-M Ω feedback resistor is required between X1 and XO. | | | |
| | 31, 30 | | | | rminals indicate the oscillato nultiplier. The field encoding | r input frequency and are used to is as follows: |
| | | | FREQSEL[1] | FREQSEL[0] | INPUT CLOCK FREQUENCY | |
| FREQSEL[1:0] | | 31, 30 I | 0 | 0 | 20 MHz | |
| | | PU | 0 | 1 | 25 MHz | |
| | | | | 1 | 0 | 30 MHz |
| | | | 1 | 1 | 40 MHz | |

Table 5-3. SATA Interface Signals⁽¹⁾

| TERMINAL | | | |
|----------|------------|-----|---|
| NAME | PIN NO. | I/O | DESCRIPTION |
| SATA_TXP | 57 | 0 | Serial ATA transmitter differential pair (positive) |
| SATA_TXM | 56 | 0 | Serial ATA transmitter differential pair (negative) |
| SATA_RXP | 60 | I | Serial ATA receiver differential pair (positive) |
| SATA_RXM | 59 | I | Serial ATA receiver differential pair (negative) |

(1) Note that the default firmware and reference design for the TUSB9261 have the SATA TXP/TXM swapped for ease of routing in the reference design. If you plan to use the TI default firmware please review the reference design in the TUSB9261 DEMO User's Guide (<u>SLLU139</u>) for proper SATA connection.

SLLSE67F - MARCH 2011 - REVISED JULY 2013



ÈXAS

www.ti.com

Table 5-4. USB Interface Signals

| TERMINAL | | | |
|-----------|------------|-----|--|
| NAME | PIN NO. | I/O | DESCRIPTION |
| USB_SSTXP | 43 | 0 | SuperSpeed USB transmitter differential pair (positive) |
| USB_SSTXM | 42 | 0 | SuperSpeed USB transmitter differential pair (negative) |
| USB_SSRXP | 46 | I | SuperSpeed USB receiver differential pair (positive) |
| USB_SSRXM | 45 | Ι | SuperSpeed USB receiver differential pair (negative) |
| USB_DP | 36 | I/O | USB High-speed differential transceiver (positive) |
| USB_DM | 35 | I/O | USB High-speed differential transceiver (negative) |
| USB_VBUS | 50 | I | USB bus power |
| USB_R1 | 38 | 0 | Precision resistor reference. A 10-k Ω ±1% resistor should be connected between R1 and R1RTN. |
| USB_R1RTN | 39 | Ι | Precision resistor reference return |

Table 5-5. Serial Peripheral Interface (SPI) Signals

| TERMINAL | | | | |
|--------------|------------|---------|--|--|
| NAME | PIN NO. | I/O | DESCRIPTION | |
| SPI_SCLK | 17 | O PU | SPI clock | |
| SPI_DATA_OUT | 18 | O PU | SPI master data out | |
| SPI_DATA_IN | 20 | l PU | SPI master data in | |
| SPI_CS0 | 21 | O PU | Primary SPI chip select for Flash RAM | |
| SPI_CS2/ | 23 | I/O | SPI chip select for additional peripherals. When not used for SPI chip select this pin may be used | |
| GPIO11 | 23 | PU | as general purpose I/O. | |
| SPI_CS1/ | 22 | I/O | SPI chip select for additional peripherals. When not used for SPI chip select this pin may be used | |
| GPIO10 | 22 | PU | as general purpose I/O. | |



SLLSE67F-MARCH 2011-REVISED JULY 2013

Table 5-6. JTAG, GPIO, and PWM Signals

| TERMINAL | PIN NO. | I/O | | |
|---------------|------------|------------------------|---|--|
| NAME | | | DESCRIPTION | |
| JTAG_TCK | 25 | I PD | JTAG test clock | |
| JTAG_TDI | 26 | I PU | JTAG test data in | |
| JTAG_TDO | 27 | O PD | JTAG test data out | |
| JTAG_TMS | 28 | I PU | JTAG test mode select | |
| JTAG_TRSTz | 29 | l PD | JTAG test reset | |
| GPIO9/UART_TX | 6 | I/O PU | GPIO/UART transmitter. This terminal can be configured as a GPIO or as the transmitter for a UART channel. This pin defaults to a general purpose output. | |
| GPIO8/UART_RX | 5 | I/O PU | GPIO/UART receiver. This terminal can be configured as a GPIO or as the receiver for a UART channel. This pin defaults to a general purpose output. | |
| GPIO7 | 16 | I/O PD | | |
| GPIO6 | 15 | I/O PD | | |
| GPIO5 | 14 | I/O PD | | |
| GPIO4 | 13 | I/O PD | | |
| GPIO3 | 11 | I/O PD | Configurable as general purpose input/outputs | |
| GPIO2 | 10 | I/O PD | | |
| GPIO1 | 9 | I/O PD | | |
| GPIO0 | 8 | I/O PD | | |
| PWM0 | 2 | 0 PD ⁽¹⁾ | | |
| PWM1 | 3 | 0 PD ⁽¹⁾ | Pulse Width Modulation (PWM). Can be used to drive status LED's. | |

(1) PWM pull down resistors are disabled by default. A firmware modification is required to turn them on. All other internal pull up/down resistors are enabled by default.

SLLSE67F - MARCH 2011 - REVISED JULY 2013

TEXAS INSTRUMENTS

www.ti.com

Table 5-7. Power and Ground Signals

| TERMINAL | | | | | |
|----------|--|-----|--|--|--|
| NAME | NAME PIN I/O NO. | | DESCRIPTION | | |
| VDD | 1, 12, 19, 32, 33, 41, 47, 49, 55, 61, 63 | PWR | 1.1-V power rail | | |
| VDD33 | 7, 24, 51 | PWR | 3.3-V power rail | | |
| VDDA33 | 34, 40, 48, 62 | PWR | 3.3-V analog power rail | | |
| VSSOSC | 53 | PWR | Oscillator ground. If using a crystal, this should not be connected to PCB ground plane. If using an oscillator, this should be connected to PCB ground. See the Clock Source Requirements section for more details. | | |
| VSS | 44, 58 | PWR | Ground | | |
| VSS | 65 | PWR | Ground - Thermal Pad | | |
| NC | 37, 64 | _ | No connect, leave floating | | |



6 CLOCK CONNECTIONS

6.1 Clock Source Requirements

The TUSB9261 supports an external oscillator source or a crystal unit. If a clock is provided to XI instead of a crystal, XO is left open and VSSOSC should be connected to the PCB ground plane. Otherwise, if a crystal is used, the connection needs to follow the guidelines below.

Since XI and XO are coupled to other leads and supplies on the PCB, it is important to keep them as short as possible and away from any switching leads. It is also recommended to minimize the capacitance between XI and XO. This can be accomplished by connecting the VSSOSC lead to the two external capacitors CL1 and CL2 and shielding them with the clean ground lines. The VSSOSC should not be connected to PCB ground when using a crystal.

Load capacitance (C_{load}) of the crystal varying with the crystal vendors is the total capacitance value of the entire oscillation circuit system as seen from the crystal. It includes two external capacitors CL1 and CL2 in Figure 6-1. The trace length between the decoupling capacitors and the corresponding power pins on the TUSB9261 needs to be minimized. It is also recommended that the trace length from the capacitor pad to the power or ground plane be minimized.




Figure 6-1. Typical Crystal Connections

6.2 Clock Source Selection Guide

Reference clock jitter is an important parameter. Jitter on the reference clock will degrade both the transmit eye and receiver jitter tolerance no matter how clean the rest of the PLL is, thereby impairing system performance. Additionally, a particularly jittery reference clock may interfere with PLL lock detection mechanism, forcing the Lock Detector to issue an Unlock signal. A good quality, low jitter reference clock is required to achieve compliance with supported USB3.0 standards. For example, USB3.0 specification requires the random jitter (RJ) component of either RX or TX to be 2.42 ps (random phase jitter calculated after applying jitter transfer function - JTF). As the PLL typically has a number of additional jitter components, the Reference Clock jitter must be considerably below the overall jitter budget.



6.3 Oscillator

XI should be tied to the 1.8-V clock source and XO should be left floating.

VSSOSC should be connected to the PCB ground plane.

A 20-, 25-, 30- or 40-MHz clock can be used.

Table 6-1. Oscillator Specification

| PARAMETER | | CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------|--------------------------------|-----------------------------------|------|-------|-----|------|
| C _{XI} | XI input capacitance | T _J = 25°C | | 0.414 | | pF |
| V _{IL} | Low-level input voltage | | | | 0.7 | V |
| VIH | High-level input voltage | | 1.05 | | | V |
| T _{tosc_i} | Frequency tolerance | Operational temperature | -50 | | 50 | ppm |
| T _{duty} | Duty cycle | | 45 | 50 | 55 | % |
| T _R /T _F | Rise/Fall time | 20% - 80 % | | | 6 | ns |
| R _J | Reference clock R _J | JTF (1 sigma) ⁽¹⁾⁽²⁾ | | | 0.8 | ps |
| TJ | Reference clock T _J | JTF (total p-p) ⁽²⁾⁽³⁾ | | | 25 | ps |
| T _{p-p} | Reference clock jitter | (absolute p-p) ⁽⁴⁾ | | | 50 | ps |

Sigma value assuming Gaussian distribution (1)

(2)

After application of JTF Calculated as $14.1 \times R_J + D_J$ (3)

(4) Absolute phase jitter (p-p)

6.4 Crystal

A parallel, 20-pF load capacitor should be used if a crystal source is used.

VSSOSC should not be connected to the PCB ground plane.

A 20-, 25-, 30- or 40-MHz crystal can be used.

Table 6-2. Crystal Specification

| | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|-------------------------------------|-------------------------|-----|-------|--------|---------|
| | Oscillation mode | | | Funda | mental | |
| | | | | 20 | | |
| 1 | Oppillation from the second | | | 25 | | N 41 1- |
| f _O | Oscillation frequency | | | 30 | | MHz |
| | | | | 40 | | |
| | | 20 MHz and 25 MHz | | | 50 | |
| ESR | Equivalent series resistance | 30 MHz | | | 40 | Ω |
| | | 40 MHz | | | 30 | |
| T _{tosc_i} | Frequency tolerance | Operational temperature | | | ±50 | ppm |
| | Frequency stability | 1 year aging | | | ±50 | ppm |
| CL | Load capacitance | | 12 | 20 | 24 | pF |
| C _{SHUNT} | Crystal and board stray capacitance | | | | 4.5 | pF |
| | Drive level (max) | | | | 0.8 | mW |



7 ELECTRICAL SPECIFICATIONS

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

| | | VALUE | UNIT |
|------------------|-----------------------------|-------------|------|
| VDD | Steady-state supply voltage | -0.3 to 1.4 | V |
| VDD33/ VDDA33 | Steady-state supply voltage | -0.3 to 3.8 | V |

7.2 Thermal Information

| | | TUSB9261 | |
|--------------------|---|----------|---------------|
| | THERMAL METRIC | PVP | UNITS |
| | | 64 PINS | |
| θ _{JA} | Junction-to-ambient thermal resistance ⁽¹⁾ | 30.2 | |
| θ _{JCtop} | Junction-to-case (top) thermal resistance ⁽²⁾ | 11.0 | |
| θ_{JB} | Junction-to-board thermal resistance ⁽³⁾ | 6.1 | 8 0 AA |
| ΨJT | Junction-to-top characterization parameter ⁽⁴⁾ | 0.4 | °C/W |
| Ψ _{JB} | Junction-to-board characterization parameter ⁽⁵⁾ | 6.1 | |
| θ _{JCbot} | Junction-to-case (bottom) thermal resistance ⁽⁶⁾ | 0.9 | |

(1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(4) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(5) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | NOM | MAX | UNIT |
|----------------|--------------------------------------|-------|-----|-------|------|------|
| VDD | Digital 1.1 supply voltage | 1.045 | 1.1 | 1.155 | V | |
| VDD33 | Digital 3.3 supply voltage | | 3 | 3.3 | 3.6 | V |
| VDDA33 | Analog 3.3 supply voltage | | 3 | 3.3 | 3.6 | V |
| VBUS | Voltage at VBUS PAD | 0 | | 1.155 | V | |
| - | Operating free air temperature range | | 0 | | 70 | 0°C |
| T _A | Operating free-air temperature range | -40 | | 85 | C | |
| TJ | Operating junction temperature range | -40 | | 100 | °C | |
| | HBM ESD | | | | 2000 | V |
| | CDM ESD | | | | 500 | V |

SLLSE67F - MARCH 2011 - REVISED JULY 2013

TEXAS INSTRUMENTS

www.ti.com

7.4 DC Electrical Characteristics for 3.3-V Digital I/O

over operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|---|--------------------------------------|-----|-------|-------|------|
| DRIVE | R | | | | | |
| T _R | Rise time | 5 pF | | | 1.5 | ns |
| T _F | Fall time | 5 pF | | | 1.53 | ns |
| I _{OL} | Low-level output current | VDD33 = 3.3 V, T _J = 25°C | | 6 | | mA |
| I _{OH} | High-level output current | VDD33 = 3.3 V, T _J = 25°C | | -6 | | mA |
| V _{OL} | Low-level output voltage | I _{OL} = 2 mA | | | 0.4 | V |
| V _{OH} | High-level output voltage | $I_{OL} = -2 \text{ mA}$ | 2.4 | | | V |
| Vo | Output voltage | | 0 | | VDD33 | V |
| RECEI | VER | | | | | |
| VI | Input voltage | | 0 | | VDD33 | V |
| V _{IL} | Low-level input voltage | | 0 | | 0.8 | V |
| V _{IH} | High-level input voltage | | 2 | | | V |
| V _{hys} | Input hysteresis | | 200 | | | mV |
| t _T | Input transition time (T_R and T_F) | | | | 10 | ns |
| l _l | Input current | $V_{I} = 0 V$ to VDD33 | | | 5 | μA |
| CI | Input capacitance | VDD33 = 3.3 V, T _J = 25°C | | 0.384 | | pF |



8 POWER CONSUMPTION

| POWER RAIL | TYPICAL ACTIVE CURRENT (mA) ⁽¹⁾ | TYPICAL SUSPEND CURRENT (mA) ⁽²⁾ |
|----------------------|--|---|
| VDD11 | 291 | 153 |
| VDD33 ⁽³⁾ | 65 | 28 |

(1) Transferring data via SS USB to a SSD SATA Gen II device. No SATA power management, U0 only.

(2) SATA Gen II SSD attached no active transfer. No SATA power management, U3 only.

(3) All 3.3-V power rails connected together.

Table 8-2. High Speed USB Power Consumption

| POWER RAIL | TYPICAL ACTIVE CURRENT (mA) ⁽¹⁾ | TYPICAL SUSPEND CURRENT (mA) ⁽²⁾ |
|----------------------|--|---|
| VDD11 | 172 | 153 |
| VDD33 ⁽³⁾ | 56 | 28 |

(1) Transferring data via HS USB to a SSD SATA Gen II device. No SATA power management.

(2) SATA Gen II SSD attached no active transfer. No SATA power management.

(3) All 3.3-V power rails connected together.



6-Jun-2013

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | • | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|-----|----------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | | (3) | | (4/5) | |
| TUSB9261IPVP | ACTIVE | HTQFP | PVP | 64 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | -40 to 85 | TUSB9261I | Samples |
| TUSB9261PVP | ACTIVE | HTQFP | PVP | 64 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-3-260C-168 HR | 0 to 70 | TUSB9261 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PVP (S-PQFP-G64)

PowerPAD[™] PLASTIC QUAD FLATPACK



Α. All linear dimensions are in millimeters.

This drawing is subject to change without notice. Β.

- Body dimensions do not include mold flash or protrusion C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PVP (S-PQFP-G64)


PowerPAD[™] PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD^M package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products | | Applications | |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | TI E2E Community | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconne | ectivity | |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated