FEATURES

- **Compatible With Universal Serial Bus Specification Rev. 2.0**
- **Transmit and Receive Serial Data at Both Full-Speed (12-Mbit/s) and Low-Speed (1.5-Mbit/s) Data Rates**
- **Integrated Bypassable 5-V to 3.3-V Voltage Regulator for Powering Via USB VBUS**
- **VBUS Disconnection Indication Through VP and VM**
- **Used as USB Device Transceiver or USB Host Transceiver**
- **Stable RCV Output During SE0 Condition**
- **Two Single-Ended Receivers With Hysteresis**
- **Low-Power Operation, Ideal for Portable Equipment**

- **Support I/O Voltage Range From 1.65 V to 3.6 V**
- **IEC-61000-4-2 ESD Compliant**
  - **±9-kV Contact-Discharge Model (D+, D−, $V_{CC(5.0)}$)**
  - **±15-kV Human-Body Model (D+, D−, $V_{CC(5.0)}$)**
- **TUSB1105 Available in Quad Flat No-Lead (QFN) Package; TUSB1106 Available in QFN and Thin Shrink Small-Outline Package (TSSOP)**

APPLICATIONS

- **Mobile Phones**
- **Personal Digital Assistants (PDAs)**
- **Information Appliances (IAs)**
- **Digital Still Cameras (DSCs)**

DESCRIPTION/ORDERING INFORMATION

The TUSB1105 and TUSB1106 universal serial bus (USB) transceivers are compliant with the Universal Serial Bus Specification Rev. 2.0. These devices can transmit and receive serial data at both full-speed (12-Mbit/s) and low-speed (1.5-Mbit/s) data rates. The TUSB1105 and TUSB1106 can be used as USB device transceivers or USB host transceivers.

The devices allow USB application-specific ICs (ASICs) and programmable logic devices (PLDs), with power-supply voltages from 1.65 V to 3.6 V, to interface with the physical layer (PHY) of the universal serial bus. They have an integrated 5-V to 3.3-V voltage regulator for direct powering via the USB supply VBUS.

The TUSB1105 allows single-ended and differential input modes selectable by a mode (MODE) input and is available in RGT and RTZ packages. The TUSB1106 allows only differential input mode and is available in PW, RGT, RSV, and RTZ packages.

The TUSB1105 and TUSB1106 are ideal for portable electronic devices, such as mobile phones, personal digital assistants, information appliances, and digital still cameras.

ORDERING INFORMATION

T_A	PACKAGE[1][2]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
−40°C to 85°C	QFN – RGT	Reel of 3000	TUSB1105RGTR	ZYB
			TUSB1106RGTR	ZYC
	QFN – RTZ	Reel of 1000	TUSB1105RTZR	ZYB
			TUSB1106RTZR	ZYC
	QFN – RSV	Reel of 3000	TUSB1106RSVR	PREVIEW
	TSSOP – PW	Reel of 2000	TUSB1106PWR	TU1106

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

![Warning triangle symbol] Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TUSB1105 PACKAGES

**RGT PACKAGE
(BOTTOM VIEW)**

Pins (top): 5 SUSPND, 6 MODE, 7 V_CC(I/O), 8 SPEED
Left: 4 VM, 3 VP, 2 RCV, 1 OE
Right: 9 D−, 10 D+, 11 VPO/VO, 12 VMO/FSE0
Bottom: 16 SOFTCON, 15 V_pu(3.3), 14 V_CC(5.0), 13 V_reg(3.3)
Center: GND (exposed die pad)

**RTZ PACKAGE
(BOTTOM VIEW)**

Top: 6 MODE, 7 V_CC(I/O), 8 SPEED
Left: 5 SUSPND, 4 VM, 3 VP, 2 RCV, 1 OE
Right: 9 D−, 10 D+, 11 VPO/VO, 12 VMO/FSE0, 13 V_reg(3.3)
Bottom: 16 SOFTCON, 15 V_pu(3.3), 14 V_CC(5.0)
Center: GND (exposed die pad)

TUSB1106 PACKAGES

**RGT PACKAGE
(BOTTOM VIEW)**

Top: 5 SUSPND, 6 GND, 7 V_CC(I/O), 8 SPEED
Left: 4 VM, 3 VP, 2 RCV, 1 OE
Right: 9 D−, 10 D+, 11 VPO, 12 VMO
Bottom: 16 SOFTCON, 15 V_pu(3.3), 14 V_CC(5.0), 13 V_reg(3.3)
Center: No Connect

**RTZ PACKAGE
(BOTTOM VIEW)**

Top: 6 GND, 7 V_CC(I/O), 8 SPEED
Left: 5 SUSPND, 4 VM, 3 VP, 2 RCV, 1 OE
Right: 9 D−, 10 D+, 11 VPO, 12 VMO, 13 V_reg(3.3)
Bottom: 16 SOFTCON, 15 V_pu(3.3), 14 V_CC(5.0)

**RSV PACKAGE
(BOTTOM VIEW)**

Top: 5 SUSPND, 6 GND, 7 V_CC(I/O), 8 SPEED
Left: 4 VM, 3 VP, 2 RCV, 1 OE
Right: 9 D−, 11 D+, 10 VPO, 12 VMO
Bottom: 16 SOFTCON, 15 V_pu(3.3), 14 V_CC(5.0), 13 V_reg(3.3)

**PW PACKAGE
(TOP VIEW)**

Left: 1 V_pu(3.3), 2 SOFTCON, 3 OE, 4 RCV, 5 VP, 6 VM, 7 SUSPND, 8 GND
Right: 16 V_CC(5.0), 15 V_reg(3.3), 14 VMO, 13 VPO, 12 D+, 11 D−, 10 SPEED, 9 V_CC(I/O)

FUNCTIONAL BLOCK DIAGRAM

A. Connect to D− for low-speed operation and to D+ for high-speed operation.

B. Pin function depends on device type.

C. TUSB1105 only

TERMINAL FUNCTIONS

NAME[(1)]	TERMINAL				I/O	DESCRIPTION
	TUSB1105 PIN NO.		TUSB1106 PIN NO.			
	RGT	RTZ	PW	RTZ		
$\overline{\text{OE}}$	1	1	3	1	I	Output enable (CMOS level with respect to $V_{CC(I/O)}$, active LOW). Enables the transceiver to transmit data on the USB bus input pad. Push pull, CMOS.
RCV	2	2	4	2	O	Differential data receiver (CMOS level with respect to $V_{CC(I/O)}$). Driven LOW when input SUSPND is HIGH. The output state of RCV is preserved and stable during an SE0 condition output pad. Push pull, 4-mA output drive, CMOS.
VP	3	3	5	3	O	Single-ended D+ receiver (CMOS level with respect to V). For external detection of single-ended zero (SE0), error conditions, speed of connected device. Driven HIGH when no supply voltage is connected to $V_{CC(5.0)}$ and $V_{reg(3.3)}$ output pad. Push pull, 4-mA output drive, CMOS.
VM	4	4	6	4	O	Single-ended D− receiver (CMOS level with respect to $V_{CC(I/O)}$). For external detection of single-ended zero (SE0), error conditions, speed of connected device. Driven HIGH when no supply voltage is connected to $V_{CC(5.0)}$ and $V_{reg(3.3)}$ output pad. Push pull, 4-mA output drive, CMOS.
SUSPND	5	5	7	5	I	Suspend (CMOS level with respect to $V_{CC(I/O)}$). A HIGH level enables low-power state while the USB bus is inactive and drives output RCV to a LOW-level input pad. Push pull, CMOS.
MODE	6	6			I	Mode (CMOS level with respect to $V_{CC(I/O)}$). A HIGH level enables the differential input mode (VPO, VMO), whereas a LOW level enables a single-ended input mode (VO, FSE0). See Table 5 and Table 6 input pad. Push pull, CMOS.

(1) Terminal names with an overscore (e.g., $\overline{\text{NAME}}$) indicate active LOW signals.

TERMINAL FUNCTIONS (continued)

NAME[1]	TUSB1105 PIN NO.		TUSB1106 PIN NO.		I/O	DESCRIPTION
	RGT	RTZ	PW	RTZ		
GND	Die pad	Die pad	8	6		Ground supply[2]
$V_{CC(I/O)}$	7	7	9	7		Supply voltage for digital I/O pins (1.65 to 3.6 V). When $V_{CC(I/O)}$ is not connected, the D+ and D− pins are in 3-state. This supply pin is independent of $V_{CC(5.0)}$ and $V_{reg(3.3)}$ and must never exceed the $V_{reg(3.3)}$ voltage.
SPEED	8	8	10	8	I	Speed selection (CMOS level with respect to $V_{CC(I/O)}$). Adjusts the slew rate of differential data outputs D+ and D− according to the transmission speed. Input pad, push pull, CMOS. LOW – low speed (1.5 Mbit/s) HIGH – full speed (12 Mbit/s)
D−	9	9	11	9	AI/O	Negative USB data bus connection (analog, differential). For low-speed mode, connect to pin $V_{pu(3.3)}$ via a 1.5-kΩ resistor.
D+	10	10	12	10	AI/O	Positive USB data bus connection (analog, differential). For full-speed mode, connect to pin $V_{pu(3.3)}$ via a 1.5-kΩ resistor.
VPO/VO	11	11			I	Driver data (CMOS level with respect to $V_{CC(I/O)}$, Schmitt trigger). See Driving Function Table (pin $\overline{OE}$ = L) using single-ended input data interface for TUSB1105 (pin MODE = L), and Driving Function Table (pin $\overline{OE}$ = L) using differential input data interface for TUSB1105 (pin MODE = H) and TUSB1106 input pad. Push pull, CMOS.
VPO			13	11		
VMO/FSE0	12	12			I	Driver data (CMOS level with respect to $V_{CC(I/O)}$, Schmitt trigger). See Driving Function Table (pin $\overline{OE}$ = L) using single-ended input data interface for TUSB1105 (pin MODE = L), and Driving Function Table (pin $\overline{OE}$ = L) using differential input data interface for TUSB1105 (pin MODE = H) and TUSB1106 input pad. Push pull, CMOS.
VMO			14	12		
$V_{reg(3.3)}$	13	13	15	13		Internal regulator option. Regulated supply-voltage output (3 V to 3.6 V) during 5-V operation. A decoupling capacitor of at least 0.1 mF is required for the regulator bypass option. Used as a supply-voltage input for 3.3 V ± 10% operation.
$V_{CC(5.0)}$	14	14	16	14		Internal regulator option. Supply-voltage input (4 V to 5.5 V). Can be connected directly to USB supply VBUS regulator bypass option. Connect to $V_{reg(3.3)}$.
$V_{pu(3.3)}$	15	15	1	15		Pullup supply voltage (3.3 V ± 10%). Connect an external 1.5-kΩ resistor on D+ (full speed) or D− (low speed). Pin function is controlled by input SOFTCON. SOFTCON = LOW – $V_{pu(3.3)}$ floating (high impedance), ensures zero pullup current SOFTCON = HIGH – $V_{pu(3.3)}$ = 3.3 V, internally connected to $V_{reg(3.3)}$
SOFTCON	16	16	2	16	I	Software-controlled USB connection. A HIGH level applies 3.3 V to pin $V_{pu(3.3)}$, which is connected to an external 1.5-kΩ pullup resistor. This allows USB connect/disconnect signaling to be controlled by software input pad. Push pull, CMOS.

(2) TUSB1105 ground terminal is connected to the exposed die pad (heat sink). The package die pad is open on the TUSB1106.

Product Folder Link(s): *TUSB1105 TUSB1106*

FUNCTIONAL DESCRIPTION

Function Selection

FUNCTION TABLE

SUSPND	$\overline{OE}$	D+, D−	RCV	VP, VM	FUNCTION
L	L	Driving and receiving	Active	Active	Normal driving (differential receiver active)
L	H	Receiving[1]	Active	Active	Receiving
H	L	Driving	Inactive[2]	Active	Driving during suspend[3] (differential receiver inactive)
H	H	High-Z[1]	Inactive[2]	Active	Low-power state

(1) Signal levels on D+ and D− are determined by other USB devices and external pullup/pulldown resistors.
(2) In suspend mode (SUSPND = HIGH) the differential receiver is inactive and output RCV is always LOW. Out of suspend (K), signaling is detected via the single-ended receivers VP and VM.
(3) During suspend, the slew-rate control circuit of low-speed operation is disabled. The D+ and D− lines are still driven to their intended states, without slew-rate control. This is permitted because driving during suspend is used to signal remote wakeup by driving a K signal (one transition from idle to K state) for a period of 1 ms to 15 ms.

Operating Functions

FUNCTION TABLES

Driving Function (Pin $\overline{OE}$ = L)
Using Single-Ended Input Data Interface
for TUSB1105 (Pin MODE = L)

FSE0	VO	DATA	DATA STATE	
			LOW SPEED	FULL SPEED
L	L	Differential logic 0	J	K
L	H	Differential logic 1	K	J
H	L	SE0	X	X
H	H	SE0	X	X

Driving Function (Pin $\overline{OE}$ = L)
Using Differential Input Data Interface
for TUSB1105 (Pin MODE = H) and TUSB1106

VMO	VPO	DATA	DATA STATE	
			LOW SPEED	FULL SPEED
L	L	SE0	X	X
H	L	Differential logic 0	J	K
L	H	Differential logic 1	K	J
H	H	Illegal state	X	X

TEXAS INSTRUMENTS
www.ti.com

Receiving Function (Pin $\overline{OE}$ = H)

D+, D−	RCV	VP[1]	VM[1]	DATA STATE	
				LOW SPEED	FULL SPEED
Differential logic 0	L	L	H	J	K
Differential logic 1	H	H	L	K	J
SE0	RCV*[2]	L	L	X	X

(1) VP = VM = H indicates the sharing mode ($V_{CC(5.0)}$ and $V_{reg(3.3)}$ are disconnected).
(2) RCV* denotes the signal level on output RCV just before SE0 state occurs. This level is stable during the SE0 period.

Power-Supply Configurations

The TUSB1105/1106 can be used with different power-supply configurations, which can be dynamically changed. An overview is given in Table 2.

- Normal mode – Both $V_{CC(I/O)}$ and $V_{CC(5.0)}$ or ($V_{CC(5.0)}$ and $V_{reg(3.3)}$) are connected. For 5-V operation, $V_{CC(5.0)}$ is connected to a 5-V source (4 V to 5.5 V). The internal voltage regulator then produces 3.3 V for the USB connections. For 3.3-V operation, both $V_{CC(5.0)}$ and $V_{reg(3.3)}$ are connected to a 3.3-V source (3 V to 3.6 V). $V_{CC(I/O)}$ is independently connected to a voltage source (1.65 V to 3.6 V), depending on the supply voltage of the external circuit.
- Disable mode – $V_{CC(I/O)}$ is not connected, $V_{CC(5.0)}$ or ($V_{CC(5.0)}$ and $V_{reg(3.3)}$) are connected. In this mode, the internal circuits of the TUSB1105 and TUSB1106 ensure that the D+ and D− pins are in 3-state and the power consumption drops to the low-power (suspended) state level. Some hysteresis is built into the detection of $V_{CC(I/O)}$ lost.
- Sharing mode – $V_{CC(I/O)}$ is connected, ($V_{CC(5.0)}$ and $V_{reg(3.3)}$) are not connected. In this mode, the D+ and D− pins are made 3-state and the TUSB1105 and TUSB1106 allow external signals of up to 3.6 V to share the D+ and D− lines. The internal circuits of the TUSB1105 and TUSB1106 ensure that virtually no current (maximum 10 μA) is drawn via the D+ and D− lines. The power consumption through $V_{CC(I/O)}$ drops to the low-power (suspended) state level. Both the VP and VM pins are driven HIGH to indicate this mode. Pin RCV is made LOW. Some hysteresis is built into the detection of $V_{reg(3.3)}$ lost.

Table 1. Pin States in Disable or Sharing Mode

PINS	DISABLE-MODE STATE	SHARING-MODE STATE
$V_{CC(5.0)}/V_{reg(3.3)}$	5-V input/3.3-V output, 3.3-V input/3.3-V input	Not present
$V_{CC(I/O)}$	Not present	1.65-V to 3.6-V input
$V_{pu(3.3)}$	High impedance (off)	High impedance (off)
D+, D−	High impedance	High impedance
VP, VM	Invalid[1]	H
RCV	Invalid[1]	L
Inputs (VO/VPO, FSE0/VMO, SPEED, MODE[2], SUSPND, $\overline{OE}$, SOFTCON)	High impedance	High impedance

(1) High impedance or driven LOW
(2) TUSB1105 only

Table 2. Power-Supply Configuration Overview

$V_{CC(5.0)}$ or $V_{reg(3.3)}$	$V_{CC(I/O)}$	CONFIGURATION	SPECIAL CHARACTERISTICS
Connected	Connected	Normal mode	
Connected	Not connected	Disable mode	D+, D−, and $V_{pu(3.3)}$ are in high impedance. VP, VM, and RCV are invalid.[1]
Not connected	Connected	Sharing mode	D+, D−, and $V_{pu(3.3)}$ are in high impedance. VP and VM are driven HIGH. RCV is driven LOW.

(1) High impedance or driven LOW

Product Folder Link(s): *TUSB1105 TUSB1106*

Power-Supply Input Options

The TUSB1105 and TUSB1106 have two power-supply input options.

- Internal regulator – $V_{CC(5.0)}$ is connected to 4 V to 5.5 V. The internal regulator is used to supply the internal circuitry with 3.3 V (nominal). $V_{reg(3.3)}$ becomes a 3.3-V output reference.
- Regulator bypass – $V_{CC(5.0)}$ and $V_{reg(3.3)}$ are connected to the same supply. The internal regulator is bypassed and the internal circuitry is supplied directly from the $V_{reg(3.3)}$ power supply. The voltage range is 3 V to 3.6 V to comply with the USB specification.

The supply-voltage range for each input option is specified in Table 3.

Table 3. Power-Supply Input Options

INPUT OPTION	$V_{CC(5.0)}$	$V_{REG(3.3)}$	$V_{CC(I/O)}$
Internal regulator	Supply input for internal regulator (4 V to 5.5 V)	Voltage-reference output (3.3 V, 300 µA)	Supply input for digital I/O pins (1.65 V to 3.6 V)
Regulator bypass	Connected to $V_{reg(3.3)}$ with maximum voltage drop of 0.3 V (2.7 V to 3.6 V)	Supply input (3 V to 3.6 V)	Supply input for digital I/O pins (1.65 V to 3.6 V)

Electrostatic Discharge (ESD)

PARAMETER	TEST CONDITIONS	TYP	UNIT
D+, D−, $V_{CC(5.0)}$, and GND	Human-Body Model	±15	kV
	IEC-61000-4-2, Contact Discharge	±8	
All other pins	Human-Body Model	7	kV

Absolute Maximum Ratings[1]

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC(5.0)}$	Supply voltage range		−0.5	6	V
$V_{I(I/O)}$	Supply voltage range		−0.5	4.6	V
$V_{CCreg(3.3)}$	Regulated voltage range		−0.5	4.6	V
V_I	DC input voltage		−0.5	$V_{CC(I/O)}$ + 0.5	V
I_{IK}	Input clamp current	V_I = −1.8 V to 5.4 V		100	mA
T_{stg}	Storage temperature range		−40	125	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
$V_{CC(5.0)}$	Supply voltage, internal regulator option	5-V operation	4	5	5.5	V
$V_{CCreg(3.3)}$	Supply voltage, regulator bypass option	3.3-V operation	3	3.3	3.6	V
$V_{CC(I/O)}$	I/O supply voltage		1.65		3.6	V
V_I	I/O supply voltage		0		$V_{CC(I/O)}$	V
$V_{I/O}$	Input voltage on analog I/O pins (D+, D−)		0		3.6	V
T_c	Junction temperature		−40		85	°C

Static Electrical Characteristics – Supply Pins

over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{reg(3.3)}$	Regulated supply-voltage output	Internal regulator option, $I_{load} \leq 300\ \mu A$ [1][2]		3	3.3	3.6	V
I_{CC}	Operating supply current	Full-speed transmitting and receiving at 12 Mbit/s, C_L = 50 pF on D+ and D−[3]			6	8	mA
$I_{CC(I/O)}$	Operating I/O supply current	Full-speed transmitting and receiving at 12 Mbit/s[3]			2.3	2.5	mA
$I_{CC(idle)}$	Supply current during full-speed idle and SE0	Full-speed idle: $V_{D+} > 2.7$ V, $V_{D-} < 0.3$ V SE0: $V_{D+} < 0.3$ V, $V_{D-} < 0.3$ V[4]				500	μA
$I_{CC(I/O)(static)}$	Static I/O supply current	Full-speed idle, SE0 or suspend			10	22	μA
$I_{CC(susp)}$	Suspend supply current	SUSPND = HIGH[4]			10	22	μA
$I_{CC(dis)}$	Disable-mode supply current	$V_{CC(I/O)}$ not connected[4]			10	22	μA
$I_{CC(I/O)(sharing)}$	Sharing-mode I/O supply current	$V_{CC(5.0)}$ or $V_{reg(3.3)}$ not connected			10	22	μA
$I_{Dx(sharing)}$	Sharing-mode load current on D+ and D−	$V_{CC(5.0)}$ or $V_{reg(3.3)}$ not connected, SOFTCON = LOW, V_{Dx} = 3.6 V				10	μA
$V_{reg(3.3)th}$	Regulated supply-voltage detection threshold	1.65 V ≤ $V_{CC(I/O)}$ ≤ $V_{reg(3.3)}$, 2.7 V ≤ $V_{reg(3.3)}$ ≤ 3.6 V	Supply lost during power down			0.8	V
			Supply detect during power up[5]	2.4			
$V_{reg(3.3)hys}$	Regulated supply-voltage detection hysteresis	$V_{CC(I/O)}$ = 1.8 V			0.45		V
$V_{CC(I/O)th}$	I/O supply-voltage detection threshold	$V_{reg(3.3)}$ = 2.7 V to 3.6 V	Supply lost during power down			0.5	V
			Supply detect during power up	1.4			
$V_{CC(I/O)hys}$	I/O supply-voltage detection hysteresis	$V_{reg(3.3)}$ = 3.3 V			0.45		V

(1) I_{load} includes the pullup resistor current via $V_{pu(3.3)}$.
(2) In suspend mode, the typical voltage is 2.8 V.
(3) Maximum value is characterized only, not tested in production.
(4) Excluding any load current and $V_{pu(3.3)}/V_{sw}$ source current to the 1.5-kΩ and 15-kΩ pullup and pulldown resistors (200 μA typ)
(5) When $V_{CC(I/O)} < 2.7$ V, the minimum value for $V_{reg(3.3)th}$ (present) is 2 V.

Product Folder Link(s): *TUSB1105 TUSB1106*

Static Electrical Characteristics – Digital Pins

over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	$V_{CC(I/O)}$	MIN	MAX	UNIT
V_{IL}	LOW-level input voltage		1.65 V to 3.6 V		0.3 $V_{CC(I/O)}$	V
V_{IH}	HIGH-level input voltage		1.65 V to 3.6 V	0.6 $V_{CC(I/O)}$		V
V_{OL}	LOW-level output voltage	I_{OL} = 100 µA	1.65 V to 3.6 V		0.15	V
		I_{OL} = 2 mA			0.4	
		I_{OL} = 100 µA	1.8 V ± 0.15 V		0.15	
		I_{OL} = 2 mA			0.4	
		I_{OL} = 100 µA	2.5 V ± 0.2 V		0.15	
		I_{OL} = 2 mA			0.4	
		I_{OL} = 100 µA	3.3 V ± 0.3 V		0.15	
		I_{OL} = 2 mA			0.4	
V_{OH}	HIGH-level output voltage	I_{OH} = 100 µA	1.65 V to 3.6 V	$V_{CC(I/O)}$ − 0.15		V
		I_{OH} = 2 mA		$V_{CC(I/O)}$ − 0.4		
		I_{OH} = 100 µA	1.8 V ± 0.15 V	1.5		
		I_{OH} = 2 mA		1.25		
		I_{OH} = 100 µA	2.5 V ± 0.2 V	2.15		
		I_{OH} = 2 mA		1.9		
		I_{OH} = 100 µA	3.3 V ± 0.3 V	2.85		
		I_{OH} = 2 mA		2.6		
I_{LI}	Input leakage current			−1	1	µA
C_{IN}	Input capacitance	Pin to GND			3.5	pF

Static Electrical Characteristics – Analog I/O Pins

over recommended ranges of operating free-air temperature and supply voltage, V_{CC} = 4 V to 5.5 V or $V_{reg(3.3)}$ = 3 V to 3.6 V, V_{GND} = 0 V, T_A = −40°C to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DI}	Differential input sensitivity	$|V_{I(D+)} - V_{I(D-)}|$	0.2			V
V_{CM}	Differential common-mode voltage	Includes V_{DI} range	0.8		2.5	V
V_{IL}	LOW-level input voltage, single-ended receiver		2		0.8	V
V_{IH}	HIGH-level input voltage, single-ended receiver		0.4			V
V_{hys}	Hysteresis voltage, single-ended receiver				0.7	V
V_{OL}	LOW-level output voltage	R_L = 1.5 kΩ to 3.6 V			0.3	V
V_{OH}	HIGH-level output voltage	R_L = 1.5 kΩ to GND	2.8[1]		3.6	V
I_{LZ}	OFF-state leakage current				1	μA
C_{IN}	Transceiver capacitance	Pin to GND			25	pF
Z_{DRV}	Driver output impedance	Steady-state drive	34[2]	39	44	Ω
Z_{INP}	Input impedance		10			MΩ
R_{SW}	Internal switch resistance at $V_{pu(3.3)}$				13	Ω
V_{TERM}	Termination voltage for upstream port pullup (RPU)		3[3][4]		3.6	V

(1) $V_{OH(min)} = V_{reg(3.3)} - 0.2$ V
(2) Includes external resistors of 33 Ω ±1% on both D+ and D−.
(3) This voltage is available at $V_{reg(3.3)}$ and $V_{pu(3.3)}$.
(4) In suspend mode, the minimum voltage is 2.7 V.

Product Folder Link(s): *TUSB1105 TUSB1106*

Dynamic Electrical Characteristics – Analog I/O Pins (D+, D–)[(1)(2)]
Driver Characteristics, Full-Speed Mode

over recommended ranges of operating free-air temperature and supply voltage, V_{CC} = 4 V to 5.5 V or $V_{reg(3.3)}$ = 3 V to 3.6 V, $V_{CC(I/O)}$ = 1.65 V to 3.6 V, V_{GND} = 0 V, see Table 10 for valid voltage level combinations, T_A = –40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t_{FR}	Rise time	C_L = 50 pF to 125 pF, 10% to 90% of |V_{OH} − V_{OL}| (see Figure 1)	4	20	ns
t_{FF}	Fall time	C_L = 50 pF to 125 pF, 90% to 10% of |V_{OH} − V_{OL}| (see Figure 1)	4	20	ns
FRFM	Differential rise/fall time matching (t_{FR}/t_{FF})	Excluding the first transition from idle state	90	111.1	%
V_{CRS}	Output signal crossover voltage	Excluding the first transition from idle state (see Figure 10)	1.3	2	V

(1) Test circuit, see Figure 13
(2) Driver timing in low-speed mode is not specified. Low-speed delay timings are dominated by the slow rise/fall times t_{LR} and t_{LF}.

Dynamic Electrical Characteristics – Analog I/O Pins (D+, D–)[(1)(2)]
Driver Characteristics, Low-Speed Mode

over recommended ranges of operating free-air temperature and supply voltage, V_{CC} = 4 V to 5.5 V or $V_{reg(3.3)}$ = 3 V to 3.6 V, $V_{CC(I/O)}$ = 1.65 V to 3.6 V, V_{GND} = 0 V, see Table 10 for valid voltage level combinations, T_A = –40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t_{LR}	Rise time	C_L = 200 pF to 600 pF, 10% to 90% of |V_{OH} − V_{OL}| (see Figure 1)	75	300	ns
t_{LF}	Fall time	C_L = 200 pF to 600 pF, 90% to 10% of |V_{OH} − V_{OL}| (see Figure 1)	75	300	ns
LRFM	Differential rise/fall time matching (t_{LR}/t_{LF})	Excluding the first transition from idle state	80	125	%
V_{CRS}	Output signal crossover voltage	Excluding the first transition from idle state (see Figure 10)	1.3	2	V

(1) Test circuit, see Figure 13
(2) Driver timing in low-speed mode is not specified. Low-speed delay timings are dominated by the slow rise/fall times t_{LR} and t_{LF}.

Dynamic Electrical Characteristics – Analog I/O Pins (D+, D–)[(1)(2)]
Driver Timing, Full-Speed Mode

over recommended ranges of operating free-air temperature and supply voltage, V_{CC} = 4 V to 5.5 V or $V_{reg(3.3)}$ = 3 V to 3.6 V, $V_{CC(I/O)}$ = 1.65 V to 3.6 V, V_{GND} = 0 V, see Table 10 for valid voltage level combinations, T_A = –40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{PLH(drv)}$	Driver propagation delay (VO/VPO, FSE0/VMO to D+, D–)	LOW to HIGH (see Figure 4)		18	ns
$t_{PHL(drv)}$		HIGH to LOW (see Figure 4)		18	
t_{PHZ}	Driver disable delay ($\overline{OE}$ to D+, D–)	HIGH to OFF (see Figure 2)		15	ns
t_{PLZ}		LOW to OFF (see Figure 2)		15	
t_{PZH}	Driver enable delay ($\overline{OE}$ to D+, D–)	OFF to HIGH (see Figure 2)		15	ns
t_{PZL}		OFF to LOW (see Figure 2)		15	

(1) Test circuit, see Figure 13
(2) Driver timing in low-speed mode is not specified. Low-speed delay timings are dominated by the slow rise/fall times t_{LR} and t_{LF}.

Dynamic Electrical Characteristics for Analog I/O Pins (D+, D–)[1]
Receiver Timing, Full-Speed and Low-Speed Mode, Differential Receiver

over recommended ranges of operating free-air temperature and supply voltage, V_{CC} = 4 V to 5.5 V or $V_{reg(3.3)}$ = 3 V to 3.6 V, $V_{CC(I/O)}$ = 1.65 V to 3.6 V, V_{GND} = 0 V, see Table 10 for valid voltage level combinations, T_A = –40°C to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_{PLH(rcv)}$	Propagation delay (D+, D– to RCV)	LOW to HIGH (see Figure 3)		15	ns
$t_{PHL(rcv)}$		HIGH to LOW (see Figure 3)		15	

(1) Test circuit, see Figure 13

Dynamic Electrical Characteristics for Analog I/O Pins (D+, D–)[1]
Receiver Timing, Full-Speed and Low-Speed Mode, Single-Ended Receiver

over recommended ranges of operating free-air temperature and supply voltage, V_{CC} = 4 V to 5.5 V or $V_{reg(3.3)}$ = 3 V to 3.6 V, $V_{CC(I/O)}$ = 1.65 V to 3.6 V, V_{GND} = 0 V, see Table 10 for valid voltage level combinations, T_A = –40°C to 85°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$t_{PLH(se)}$	Propagation delay (D+, D– to VP, VM)	LOW to HIGH (see Figure 3)		18	ns
$t_{PHL(se)}$		HIGH to LOW (see Figure 3)		18	

(1) Test circuit, see Figure 13

Figure 1. Rise and Fall Times

Figure 2. OE to D+, D–

Figure 3. D+, D– to RCV, VP, VM

Figure 4. VO/VPO, FSE0/VMO to D+, D–

Product Folder Link(s): *TUSB1105 TUSB1106*

APPLICATION INFORMATION

Figure 5. Load for Enable and Disable Times

A. $V = 0\ V$ for t_{PZH}, t_{PHZ}

B. $V = V_{reg(3.3)}$ for t_{PZL}, t_{PLZ}

Figure 6. Load for VM, VP, and RCV

Figure 7. Load for D+, D−

A. Full-speed mode: connected to D+

B. Low-speed mode: Connected to D−

C. Load capacitance:

  • C_L = 50 pF or 125 pF (full-speed mode, minimum or maximum timing)

  • C_L = 200 pF or 600 pF (low-speed mode, minimum or maximum timing)

Product Folder Link(s): *TUSB1105 TUSB1106*

A. Only for TUSB1105

Figure 8. Peripheral-Side (Full-Speed) Regulator Bypass Mode

Peripheral-Side (Full-Speed) Regulator Bypass Mode

This mode is applicable when there is a 3.3-V supply already available on the board. The V_{BUS} pin of the USB connector, if left unused at the peripheral side, should be terminated with a 0.1-µF capacitor. While operating at full speed, the 1.5-kΩ resistor must be connected between the D+ line and $V_{PU(3.3)}$ or an external 3.3-V supply. When the $V_{CC(5.0)}$ and the $V_{reg(3.3)}$ are connected together, the device operates at regulator bypass mode. This enables power savings since the regulator is turned off.

A.   Only for TUSB1105

Figure 9. Peripheral-Side (Low-Speed) Regulator Bypass Mode

Peripheral-Side (Low-Speed) Regulator Bypass Mode

This mode is applicable when there is a 3.3-V supply already available on the board. The V_{BUS} pin of the USB connector, if left unused at the peripheral side, should be terminated with a 0.1-μF capacitor. While operating at low speed, the 1.5-kΩ resistor must to be connected between the D− line and $V_{PU(3.3)}$ or an external 3.3-V supply. When the $V_{CC(5.0)}$ and the $V_{reg(3.3)}$ are connected together, the device operates at regulator bypass mode. This enables power savings since the regulator is turned off.

Figure 10. Peripheral-Side (Full-Speed) Internal Regulator Mode

A.   Only for TUSB1105

Peripheral-Side (Full-Speed) Internal Regulator Mode

The USB side of the TUSB1105/1106 can be powered from the V_{BUS} line directly if a 3.3-V supply is not present on board. In this case, the internal regulator can be used to provide the 3.3-V supply for USB signaling. The $V_{CC(5.0)}$ is connected to the V_{BUS}, which receives 5-V supply from the host, and generates the 3.3-V output at the $V_{reg(3.3)}$ pin. In this mode, it is important that both $V_{CC(5.0)}$ and $V_{reg(3.3)}$ pins have individual bypass capacitors in the range of 0.1 μF. Powering $V_{CC(5.0)}$ through the V_{BUS} port of the USB connector realizes significant power saving for portable applications, such as cell phones, PDAs, etc. In this operating mode, the $I_{CC(5.0)}$ current is fed from the host. The USB-side power consumption, $I_{CC(5.0)}$ is 4 mA (with the regulator active), as opposed to logic-side $I_{CC(IO)}$ of 1 mA under full-speed operation. While operating at full speed, the 1.5-kΩ resistor must be connected between the D+ line and the $V_{PU(3.3)}$ or an external 3.3-V supply.

Figure 11. Peripheral-Side (Low-Speed) Internal Regulator Mode

    A.   Only for TUSB1105

Peripheral-Side (Low-Speed) Internal Regulator Mode

The USB side of the TUSB1105/1106 can be powered from the V_{BUS} line directly if a 3.3-V supply is not present on board. In this case, the internal regulator can be used to provide the 3.3-V supply for the USB signaling. The $V_{CC(5.0)}$ is connected to the V_{BUS}, which receives 5-V supply from the host, and generates the 3.3-V output at the $V_{reg(3.3)}$ pin. In this mode, it is important that both $V_{CC(5.0)}$ and $V_{reg(3.3)}$ pins have individual bypass capacitors in the range of 0.1 μF. Powering $V_{CC(5.0)}$ through the V_{BUS} port of the USB connector realizes significant power saving for portable applications, such as cell phones, PDAs, etc. In this operating mode, the $I_{CC(5.0)}$ current is fed from the host side. The USB-side power consumption, $I_{CC(5.0)}$) is 4 mA (with the regulator active), as opposed to logic-side $I_{CC(IO)}$ of 1 mA under full-speed operation. While operating at low speed, the 1.5-kΩ resistor must be connected between the D- line and the $V_{PU(3.3)}$ or an external 3.3-V supply.

A.   Only for TUSB1105

Figure 12. Host Side (V$_{CC(5.0)}$ Supplied From V$_{BUS}$ Pin)

Host Side (V$_{CC(5.0)}$ Supplied From V$_{BUS}$ Pin)

If there is no 3.3-V supply on board, an external 5-V supply can support the USB-side power needs. When the V$_{CC(5.0)}$ is connected to an external 5-V supply, the on-chip regulator generates the 3.3-V internal supply rail, which is used to drive the USB signaling levels at the USB side of the TUSB1105/1106. The logic-side I/Os can operate at any voltage range from 1.65 V to 3.6 V.

A. Only for TUSB1105

Figure 13. Host-Side (3.3-V Supply Present) Internal Regulator Bypass Mode

Host-Side (3.3-V Supply Present) Internal Regulator Bypass Mode

If a 3.3-V supply supports the USB-side power, $V_{CC(5.0)}$ and $V_{reg(3.3)}$ must to be tied together and connected to a 3.3-V supply. It also makes the regulator inactive.

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/ Ball Finish	MSL Peak Temp [3]	Samples (Requires Login)
TUSB1105RGTR	ACTIVE	QFN	RGT	16	3000	TBD	Call TI	Call TI	Request Free Samples
TUSB1105RGTRG4	ACTIVE	QFN	RGT	16	3000	TBD	Call TI	Call TI	Request Free Samples
TUSB1105RTZR	ACTIVE	WQFN	RTZ	16	3000	TBD	Call TI	Call TI	Request Free Samples
TUSB1105RTZRG4	ACTIVE	WQFN	RTZ	16	3000	TBD	Call TI	Call TI	Request Free Samples
TUSB1106PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TUSB1106PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TUSB1106RGTR	ACTIVE	QFN	RGT	16	3000	TBD	Call TI	Call TI	Request Free Samples
TUSB1106RGTRG4	ACTIVE	QFN	RGT	16	3000	TBD	Call TI	Call TI	Request Free Samples
TUSB1106RSVR	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TUSB1106RSVRG4	ACTIVE	UQFN	RSV	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TUSB1106RTZR	ACTIVE	WQFN	RTZ	16	3000	TBD	Call TI	Call TI	Request Free Samples
TUSB1106RTZRG4	ACTIVE	WQFN	RTZ	16	3000	TBD	Call TI	Call TI	Request Free Samples

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB1106PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TUSB1106RSVR	UQFN	RSV	16	3000	177.8	12.4	2.0	2.8	0.7	4.0	12.0	Q1

RGT (S−PVQFN−N16)   PLASTIC QUAD FLATPACK NO−LEAD

$\frac{3,15}{2,85}$

$\frac{3,15}{2,85}$

PIN 1 INDEX AREA
TOP AND BOTTOM

$\frac{1,00}{0,80}$

0,20 REF.

SEATING PLANE

⬣ 0,08

$\frac{0,05}{0,00}$

16X $\frac{0,50}{0,30}$

1   4

16   5

13   8

EXPOSED THERMAL PAD
/D\

12   9

16X $\frac{0,30}{0,18}$ ⊕ 0,10Ⓜ

0,50

1,50

4203495/F 01/10

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         C.   Quad Flatpack, No−leads (QFN) package configuration.
    /D\   The package thermal pad must be soldered to the board for thermal and mechanical performance.
              See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
         E.   Falls within JEDEC MO−220.

RGT (S−PVQFN−N16)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Exposed Thermal Pad

1,60 ±0,10

1,60±0,10

Bottom View

Exposed Thermal Pad Dimensions

4206349−3/N 08/10

NOTE: A. All linear dimensions are in millimeters

RGT (S-PVQFN-N16)

Example Board Layout

Note D

0,5

2,1 3,8

2,1

3,8

Non Solder Mask
Defined Pad

R0,14

0,08

0,85

0,07
All around

0,28

Example
Solder Mask Opening
(Note F)

Pad Geometry
(Note C)

Example Stencil Design
(Note E)

0,5

R0,115

0,230

0,2

4x0,7

0,2

4x0,7

2,15 3,75

2,15

3,75

68% solder coverage on center pad

Example Via Layout Design
Via pattern may vary due
to layout constraints
(Note D, F)

5xØ0,3

1,6

1,6

0,5

0,5

1,0

1,0

0,5

1,0

4208050-2/D 01/10

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC-7351 is recommended for alternate designs.
         D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note,
             QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
             for specific thermal information, via requirements, and recommended board layout.
             These documents are available at www.ti.com <http://www.ti.com>.
         E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
         F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

TEXAS
INSTRUMENTS
www.ti.com

RTZ (S−PQFP−N16)   **PLASTIC QUAD FLATPACK**

$\dfrac{3,10}{2,90}$ A

B

$\dfrac{3,10}{2,90}$

16

Pin 1 Index Area
Top and Bottom

1   2

// | 0,10 | C

$\dfrac{0,80}{0,70}$

◠ | 0,08 | C

0,20 Nominal
Lead Frame

Seating Plane

$\dfrac{0,05}{0,00}$
Seating Height

C

0,75

1,00

0,50

1   2   5

16X 0,10 Ref

Pin 1 Identifier

2,50

Exposed Thermal Pad
⟨D⟩

13   9

16X $\dfrac{0,35}{0,25}$ SQ

⟁ | 0,10 Ⓜ | C | A | B
   | 0,05 Ⓜ | C

Bottom View

4206874/C   11/2005

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
            B.   This drawing is subject to change without notice.
            C.   QFN (Quad Flatpack No−Lead) package configuration.
         ⟨D⟩ The package thermal pad must be soldered to the board for thermal and mechanical performance.
               See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

TEXAS INSTRUMENTS
www.ti.com

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No–Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No–Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RTZ (S−PQFP−N16)

Example Board Layout

Example Stencil Design
(Note E)

0,75

1,00

0,50

Note D

2,50

16X $\frac{0,35}{0,25}$ SQ

1,40 SQ

⊕ | 0,10 Ⓜ | C | A | B
| 0,05 Ⓜ | C

Solder Mask 0,05

Solder Mask Clearance 0,05 mm around all pad metal

0,75

1,00

0,50

0.20

0,20

2,50

0.55 SQ X 4

0,20 SQ

Stencil Thickness 0.1 to 0.12 mm
62% coverage shown

Exposed Pad Geometry

4208105/A 07/06

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat−Pack
            Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets
            for specific thermal information, via requirements, and recommended board layout. These documents are available at
            www.ti.com <http://www.ti.com>.
        E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
        F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

RSV (R–PQFP–N16)   **PLASTIC QUAD FLATPACK**

2,65
2,55

A

B

12   11   10   9

13   8

14   7

1,85
1,75

15   6

16   5

Pin 1 Index Area

1   2   3   4

0,55
0,45

D

0,13 Nominal
Lead Frame

Seating Plane

C

0,05 C

0,05
0,00
Seating Height

1,20

0,40

0,55
0,45

1   2   3   4

16   5

15   6

Pin 1 Identifier
0,10 X 45°

14   7

1,20

13   8

12   11   10   9

15X 0,45
     0,35

16X 0,25
     0,15

⊕ 0,07 Ⓜ C A B

0,05 Ⓜ C

Bottom View

4207974/C 10/2007

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
         B. This drawing is subject to change without notice.
         C. QFN (Quad Flatpack No–Lead) package configuration.
         D. This package complies to JEDEC MO–288 variation UFHE, except minimum package thickness.

TEXAS
INSTRUMENTS
www.ti.com

RSV (R−PQFP−N16)

LAND

STENCIL

Pin 1 ID

0,05 Solder Mask Clearance for all lands

4208244/A 10/06

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC−7351 is recommended for alternate designs.
D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
G. Side aperture dimensions over−print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

PW (R-PDSO-G**)   **PLASTIC SMALL-OUTLINE PACKAGE**

14 PINS SHOWN

PINS ** DIM	8	14	16	20	24	28
A MAX	3,10	5,10	5,10	6,60	7,90	9,80
A MIN	2,90	4,90	4,90	6,40	7,70	9,60

4040064/F 01/97

NOTES: A. All linear dimensions are in millimeters.
           B. This drawing is subject to change without notice.
           C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
           D. Falls within JEDEC MO-153

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

PW (R−PDSO−G16)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

├─14x0,65

16x0,30

14x0,65

16x1,55

5,60

5,60

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,35

1,60

Example
Solder Mask Opening
(See Note E)

0,07
All Around

4211284−3/A   08/10

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com