



Sample &

Buy







**TUSB1002** SLLSEU4A - MAY 2016 - REVISED MAY 2016

# TUSB1002 USB3.1 10 Gbps Dual-Channel Linear Redriver


#### 1 Features

- Supports USB3.1 SuperSpeed (5 Gbps) and SuperSpeedPlus (10 Gbps)
- Ultra Low-Power Architecture
  - Active: < 340 mW
  - U2/U3: < 8 mW</p>
  - Disconnected: < 2 mW
- Adjustable Voltage Output Swing Linear Range up to 1200 mVpp
- No Host/Device Side Requirement
- 14 Settings for up to 15 dB at 10 Gbps of Linear Equalization
- Adjustable DC Equalization Gain
- Hot-Plug Capable
- Pin-to-Pin Compatible With LVPE502A and LVPE512 USB 3.0 Redriver
- Temperature Range: 0°C to 70°C (Commercial) and -40°C to 85°C (Industrial)
- ±6 KV HBM ESD
- Available in Single 3.3 V Supply.
- Available in 4 mm x 4 mm VQFN or 3 mm x 3 mm WQFN

#### 2 Applications

- Notebook and Desktop PC
- TVs
- Tablets
- Cell Phones
- Active Cable
- **Docking Stations**

## Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated

# 3 Description

The TUSB1002 is the industry's first dual-channel USB 3.1 SuperSpeedPlus (SSP) redriver and signal conditioner. The device offers low power consumption 3.3-V supply with its ultra-low-power on а architecture. It supports the USB3.1 low power modes which further reduces idle power consumption.

The TUSB1002 implements a linear equalizer, supporting up to 15 dB of loss due to Inter-Symbol Interference (ISI). When USB signals travel across a PCB or cable, signal integrity degrades due to loss and inter-symbol interference. The linear equalizer compensates for the channel loss, and thereby, extends the channel length and enables systems to pass USB compliance. The dual lane implementation and small package size provides flexibility in the placement of the TUSB1002 in the USB3.1 path.

The TUSB1002 is available in either a 24-pin 3 mm x 3 mm WQFN or a 24-pin 4 mm x 4 mm VQFN. It is also available in a commercial grade (TUSB1002) or industrial grade (TUSB1002I).

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TUSB1002		4.00 mm v 4.00 mm		
TUSB1002I	VQFN (24)	4.00 mm x 4.00 mm		
TUSB1002		3.00 mm x 3.00 mm		
TUSB1002I	WQFN (24)	3.00 mm x 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.





1 2

3

4

5 6

7

6.1

6.2

6.3

6.4

6.5

Features ..... 1

Applications ..... 1

Description ..... 1

Revision History..... 2 Pin Configuration and Functions ...... 3

Absolute Maximum Ratings ...... 5 ESD Ratings......5

Recommended Operating Conditions......5

Electrical Characteristics, Power Supply ...... 6

6.10 Typical Characteristics ..... 10 Detailed Description ..... 13

7.2 Functional Block Diagram ...... 13

2

# **Table of Contents**

	7.3	Feature Description	14
	7.4	Device Functional Modes	16
	7.5	U0 Mode	16
	7.6	U1 Mode	16
	7.7	U2/U3 Mode	17
8	Арр	lication and Implementation	18
	8.1	Application Information	18
	8.2	Typical Application	18
9	Pow	er Supply Recommendations	<mark>21</mark>
10	Lay	out	21
	10.1	Layout Guidelines	21
	10.2	Layout Example	22
11	Dev	ice and Documentation Support	23
	11.1	Community Resources	23
	11.2	Trademarks	23
	11.3	Electrostatic Discharge Caution	23
	11.4	Glossary	23
12	Mec	hanical, Packaging, and Orderable	
	Info	rmation	<mark>23</mark>

# 4 Revision History


Changes from Original (May 2016) to Revision A					
•	Changed device status From: Preview To: Production	1			


#### ÈXAS STRUMENTS

www.ti.com



# 5 Pin Configuration and Functions





## Pin Functions

	PIN		PIN		PIN		ТҮРЕ	INTERNAL PULLUP	DESCRIPTION
NAME	RGE	RMQ	TIPE	PULLDOWN	DESCRIPTION				
RX1P	9	8	90Ω Differential		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 1				
RX1N	8	7	Input		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 1				
RX2P	19	19	90Ω Differential		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 2				
RX2N	20	20	Input		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 2.				
TX1P	22	22	90Ω Differential		Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 1.				
TX1N	23	23	Output		Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 1.				
TX2P	12	11	90Ω Differential		Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 2.				
TX2N	11	10	Output		Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 2.				

TUSB1002

SLLSEU4A - MAY 2016 - REVISED MAY 2016

www.ti.com

Texas Instruments

# Pin Functions (continued)

	PIN		INTERNAL PULLUF				
NAME	RGE	RMQ	TYPE	PULLDOWN	DESCRIPTION		
CH1_EQ1	2	2	l (4-level)		CH1_EQ1. Configuration pin used to control Rx EQ level for RX1P/N. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. This pin along with CH1_EQ2 allows for up to 14 equalization settings.		
CH1_EQ2	3	3	l (4-level)	PU (approx 45K)	CH1_EQ2. Configuration pin used to control Rx EQ level for RX1P/N. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. This pin along with CH1_EQ1 allows for up to 14 equalization settings.		
CH2_EQ1	16	16	l (4-level)	PD (approx 95K)	CH2_EQ1. Configuration pin used to control Rx EQ level for RX2P/N. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. This pin along with CH2_EQ2 allows for up to 14 equalization settings.		
CH2_EQ2	17	17	l (4-level)		CH2_EQ2. Configuration pin used to control Rx EQ level for RX2P/N. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. This pin along with CH2_EQ1 allows for up to 14 equalization settings.		
EN	5	5	l (2-level)	PU (approx 400 K)	EN. Places TUSB1002 into shutdown mode when asserted low. Normal operation when pin is asserted high. When in shutdown, TUSB1002's receiver terminations will be high impedance and tx/rx channels will be disabled.		
CFG1	4	4	l (4-level)	PU (approx 45K)	CFG1. This pin along with CFG2 will select VOD linearity range and DC gain for both channels 1 and 2. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. Refer to Table 3 for VOD linearity range and DC gain options.		
CFG2	15	15	l (4-level)	PD (approx 95K)	CFG2. This pin along with CFG1 will set VOD linearity range and DC gain for both channels 1 and 2. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. Refer to Table 3 for VOD linearity range and DC gain options.		
MODE	7	6	l (4-level)	PU (approx 45 K) PD (approx 95K)	MODE. This pin is for selecting different modes of operation. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing.         0 = Test Mode. TI Internal Use Only.         R = Test Mode. TI Internal use only         F = USB3.1 Dual Channel Operation enabled (TUSB1002 normal mode).         1 = USB3.1 Single-channel operation.         Customers using the RMQ package should leave this pin floating or unconnected.		
RSVD1	24	24	0		RSVD1. Under normal operation, this pin will be driven low by TUSB1002. Recommend leaving this pin unconnected on PCB.		
SLP_S0#	14	14	l (2-level)	PU (approx 400 K)	SLP_SO#. This pin when asserted low will disable Receiver Detect functionality. While this pin low and TUSB1002 is in U2/U3, TUSB1002 disables LOS and LFPS detection circuitry and Rx termination for both channels will remain enabled. If this pin is low and TUSB1002 is in Disconnect state, the Rx detect functionality is disabled and Rx termination for both channels will be disabled. If the system SoC does not support a GPIO that indicates system sleep state, then it is recommended to leave this pin unconnected. 0 – Rx Detect disabled 1 – Rx Detect enabled		
NC		12, 18			No Connect. Leave unconnected on PCB.		
VCC	1, 13	1, 13	Power		3.3 V (±10%) Supply.		
GND	6, 10, 18, 21	9, 21	GND		Ground		
Thermal pa	d				Thermal pad. Recommend connecting to a solid ground plane.		



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply Voltage Range <sup>(2)</sup> , V <sub>CC</sub>		-0.3	4	V
	Differential Voltage between RX1P/N and RX2P/N.		±2.5	V
IO Voltage Range	Voltage at RX1P/N and RX2P/N.	-0.5	V <sub>CC</sub> + 0.5	V
	Voltage on Control IO pins	-0.5	$V_{CC} + 0.5$	V
Maximum junction temperature, T <sub>J</sub>			105	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminal.

#### 6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±6000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left( 2\right) }$	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. .

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	3.3 V Supply Voltage	3	3.3	3.6	V
	Supply Ramp requirement			50	ms
V <sub>(PSN)</sub>	Supply Noise on $V_{CC}$ pins			100	mV
T <sub>A</sub>	TUSB1002I Operating free-air temperature	-40		85	°C
	TUSB1002 Operating free-air temperature	0		70	°C

#### 6.4 Thermal Information

		TUSB1002, TUSB1002I			
	THERMAL METRIC <sup>(1)</sup>	RGE (VQFN)	RMQ (WQFN)	UNIT	
		24 PINS	24 PINS		
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	38.5	42.6	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	41.6	38.0	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	16.3	15.4	°C/W	
ΨJT	Junction-to-top characterization parameter	1.0	0.8	°C/W	
ΨЈВ	Junction-to-board characterization parameter	16.4	15.4	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	6.9	5.3	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

ISTRUMENTS

ÈXAS

# 6.5 Electrical Characteristics, Power Supply

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P(U0_SSP_1200mV)	TUSB1002 power under normal operation in U0 operating a SuperSpeedPlus datarate with linear range set to 1200mV.	At 10 Gbps; V <sub>CC</sub> supply stable; V <sub>CC</sub> = 3.3 V; V <sub>OD</sub> = 1200 mVpp; Pattern = CP9		340		mW
P(U0_SSP_1000mV)	TUSB1002 power under normal operation in U0 operating a SuperSpeedPlus datarate with linear range set to 1000mV.	At 10 Gbps; V <sub>CC</sub> supply stable; V <sub>CC</sub> = 3.3 V; V <sub>OD</sub> = 1000 mVpp; Pattern = CP9		325		mW
P(U0_SSP_900mV)	TUSB1002 power under normal operation in U0 operating a SuperSpeedPlus datarate with linear range set to 900mV.	At 10 Gbps; V <sub>CC</sub> supply stable; V <sub>CC</sub> = 3.3 V; V <sub>OD</sub> = 900 mVpp; Pattern = CP9		298		mW
P(U0_SS_1200mV)	TUSB1002 power under normal operation in U0 operating a SuperSpeed datarate.	At 5 Gbps; V <sub>CC</sub> supply stable; V <sub>CC</sub> = 3.3 V; V <sub>OD</sub> = 1200 mVpp; Pattern = CP0.		340		mW
P <sub>(U1)</sub>	TUSB1002 power when U1.	In U1; VCC supply stable; $V_{CC}$ = 3.3 V; $V_{OD}$ = 1200 mVpp		340		mW
P <sub>(U2U3)</sub>	TUSB1002 power when in U2/U3.	Both channels 1 and 2 in U2/U3; VCC supply stable; $V_{CC}$ = 3.3 V;		8		mW
P <sub>(U2U3_SLP)</sub>	TUSB1002 power when in U2/U3 and SLP_S0# is low.	Both channels 1 and 2 in U2/U3; VCC supply stable; $V_{CC}$ = 3.3 V;		0.850		mW
P <sub>(DISCONNECT_NON</sub> E)	TUSB1002 power when no USB device detected on both TX1P/N or TX2P/N.	RX1 and RX2 termination disabled; VCC supply stable; V_{CC} = 3.3 V		2		mW
P <sub>(DISCONNECT_ONE</sub> )	TUSB1002 power when a USB device detected on either TX1P/N or TX2P/N but not both.	Either RX1 or RX2 termination enabled both not both enabled; VCC supply stable; $V_{CC}$ = 3.3 V		5		mW
P(DISCONNECT_SLP)	TUSB1002 power when no USB device detected on either TX1P/N or TX2P/N and SLP_S0# is low	RX1 and RX2 termination disabled; VCC supply stable; V_{CC} = 3.3 V		0.850		mW
P <sub>(SHUTDOWN)</sub>	TUSB1002 power when EN is asserted low.;	VCC supply stable; $V_{CC}$ = 3.3 V, EN = 0		0.6		mW

## 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4-Level Inputs	(MODE, CFG1, CFG2,CH1_EQ1, CH1_EQ	2, CH2_EQ1, CH2_EQ2 )				
I <sub>IH</sub>	High level input current	$V_{CC} = 3.6 \text{ V}; \text{ V}_{IN} = 3.6 \text{ V}$	20		80	μA
IIL	Low level input current	V <sub>CC</sub> = 3.6 V; V <sub>IN</sub> = 0 V	-160		-40	μΑ
V <sub>TH</sub>	Threshold 0 / R			0.55		V
	Threshold R/ Float	V <sub>CC</sub> = 3.3 V		1.65		V
	Threshold Float / 1			2.8		V
R <sub>PU</sub>	Internal pull-up resistance			45		kΩ
R <sub>PD</sub>	Internal pull-down resistance			95		kΩ
EN, SLP_S0# Ir	nput					
V <sub>IH</sub>	High level input voltage	V <sub>CC</sub> = 3. V	1.7		VCC	V
V <sub>IL</sub>	Low level input voltage	V <sub>CC</sub> = 3.3 V	0		0.7	V
I <sub>IH</sub>	High level input current	V <sub>CC</sub> = 3.6 V, EN = 3.6 V	-10		10	μA
I <sub>IL</sub>	Low level input current	V <sub>CC</sub> = 3.6 V, EN = 0 V	-15		15	μA
R <sub>(EN-PU)</sub>	Internal pull-up resistance for EN and SLP_S0#.			400		kΩ
USB3.1 RECEN	VER INTERFACE (RX1P/N AND RX2P/N)					
		SDD11 10 MHz at 90 Ω		-19		dB
R <sub>L(RX-DIFF)</sub>	RX Differential return loss	SDD11 2 GHz at 90 Ω		-14		dB
		SDD11 5 – 10 GHz at 90 Ω		-7		dB
R <sub>L(RX-CM)</sub>	RX Common mode return loss	0.5 – 5 GHz at 90 Ω		-10		dB
E <sub>Q(GAIN-10Gbps)</sub>	Equalization Gain	50 mVpp At 5 GHz		15		dB
E <sub>Q(DC0)</sub>	DC Equalization Gain at 0dB setting.	500 mVpp V <sub>ID</sub> at 100 MHz; 1200mV Linear Range Setting; Refer to Table 3		-0.15		dB
E <sub>Q(DC1)</sub>	DC Equalization Gain at +1dB setting.	500 mVpp V <sub>ID</sub> at 100 MHz; 1200mV Linear Range Setting;		0.80		dB



# **Electrical Characteristics (continued)**

over operating	i free-air tem	perature range	(unless	otherwise	noted)
		iperature range	(unicoo	0010101000	notou)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
E <sub>Q(DC2)</sub>	DC Equalization Gain at +2dB setting.	500 mVpp V <sub>ID</sub> at 100 MHz; 1000mV Linear Range Setting;		1.5		dB
E <sub>Q(DC-1)</sub>	DC Equalization Gain at -1dB setting.	500 mVpp V <sub>ID</sub> at 100 MHz; 1200mV Linear Range Setting;	-1.1		dB	
E <sub>Q(DC-2)</sub>	DC Equalization Gain at -2dB setting.	500 mVpp V <sub>ID</sub> at 100 MHz; 1200mV Linear Range Setting;	-2.05		dB	
V <sub>(DIFF_IN)</sub>	Input differential peak-peak voltage swing range.			2000		mV
V <sub>(RX-DC-CM)</sub>	RX DC common mode voltage		1.65	1.85	2.0	V
R <sub>(RX-CM-DC)</sub>	Receiver DC common mode impedance	Measured at connector. Present when SuperSpeed USB device detected on TXP/N	18		30	Ω
R <sub>(RX-DIFF-DC)</sub>	Receiver DC differential impedance	Measured at connector. Present when SuperSpeed USB device detected on TXP/N; SLP_S0# = 1;	72	72 120		Ω
Z <sub>(RX-HIGH-IMP-DC-</sub> POS)	DC input CM input impedance when termination is disabled.	Measured at connector. Present when no SuperSpeed USB device detected on TXP/N or while $\rm V_{\rm CC}$ is ramping	30			ΚΩ
V <sub>(RX-</sub> SIGNAL_DET_DIFF- PP)	Input differential peak-to-peak Signal Detect Assert level	at 10 Gbps. No loss input channel and PRBS7 pattern		92		mV
V <sub>(RX-IDLE_DET_DIFF-</sub> PP)	Input differential peak-to-peak Signal Detect De-assert Level	at 10 Gbps. No loss input channel and PRBS7 pattern		62		mV
V <sub>(RX-LFPS-DET-DIFF-</sub> P-P)	LFPS Detect threshold. Below min is noise.	Measured at connector. Below min is squelched	100		300	mV
V <sub>(RX-CM-AC-P)</sub>	Peak RX AC common mode voltage	Measured at package pin			150	mV
C(RX-PARASITIC)	Rx Input capacitance for return loss	At package pin			0.5	pF
USB3.1 Transmit	ter Interface (TX1P/N and TX2P/N)				÷	
		SDD22 10MHz – 2 GHz at 90 Ω		-15		dB
R <sub>L(TX-DIFF)</sub>	TX Differential return loss	SDD22 5 GHz at 90 Ω		-11		dB
· · ·		SDD22 5 - 10 GHz at 90 Ω		-7		dB
R <sub>L(TX-CM)</sub>	TX Common Mode return loss	0.05 – 5 GHz at 90 Ω		-9		dB
V <sub>(TX-DIFF-PP_1200)</sub>	Differential peak-to-peak TX voltage swing linear dynamic range	CFG1 pin = F or 1; Refer to Table 3 Measured at -1dB compression point = 20log (VOD/VOD_linear)	1200	1450		mV
V <sub>(TX-DIFF-PP_1000)</sub>	Differential peak-to-peak TX voltage swing linear dynamic range	CFG1 pin = R; Refer to Table 3 Measured at -1dB compression point = 20log (VOD/VOD_linear)	1000			mV
V <sub>(TX-DIFF-PP_900)</sub>	Differential peak-to-peak TX voltage swing linear dynamic range	CFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD/VOD_linear)	900			mV
V <sub>(TX-RCV-DETECT)</sub>	The amount of voltage change allowed during Receiver Detection.				600	mV
V <sub>(TX-CM-IDLE-DELTA)</sub>	Transmitter idle common-mode voltage change while in U2/3 and not actively transmitting LFPS.		-600		600	mV
V		1200m)/nn Linear Dange esting	0	1.85	2	V
V(TX-DC-CM)	TX DC common mode voltage	1200mVpp Linear Range setting.				
V <sub>(TX-IDLE-DIFF-AC-</sub>	TX DC common mode voltage AC Electrical Idle differential peak-to- peak output voltage	At package pin.	0		10	mV
V <sub>(TX-IDLE</sub> -DIFF-AC- PP)	AC Electrical Idle differential peak-to-				10 14	mV mV
V <sub>(TX-IDLE</sub> -DIFF-AC- PP)	AC Electrical Idle differential peak-to- peak output voltage DC Electrical Idle differential output	At package pin. At package pin. After low pass filter to	0			
V <sub>(TX-IDLE</sub> -DIFF-AC- PP) V <sub>(TX-IDLE</sub> -DIFF_DC)	AC Electrical Idle differential peak-to- peak output voltage DC Electrical Idle differential output voltage Transmitter AC common mode peak-	At package pin. At package pin. After low pass filter to remove AC component. 1200mVpp linear range; CHx_EQ setting matches input channel insertion	0		14	mV
V(TX-IDLE-DIFF-AC- PP) V(TX-IDLE-DIFF_DC) V(TX-CM-AC-PP) V(TX-CM-DC-ACTIVE-	AC Electrical Idle differential peak-to- peak output voltage DC Electrical Idle differential output voltage Transmitter AC common mode peak- peak voltage in U0 Absolute DC common mode voltage	At package pin. At package pin. After low pass filter to remove AC component. 1200mVpp linear range; CHx_EQ setting matches input channel insertion loss;	0		14 80	mV mV
PP) V(TX-IDLE-DIFF_DC) V(TX-CM-AC-PP) V(TX-CM-DC-ACTIVE- IDLE-DELTA)	AC Electrical Idle differential peak-to- peak output voltage DC Electrical Idle differential output voltage Transmitter AC common mode peak- peak voltage in U0 Absolute DC common mode voltage between U1 and U0.	At package pin. At package pin. After low pass filter to remove AC component. 1200mVpp linear range; CHx_EQ setting matches input channel insertion loss;	0		14 80 200	mV mV mV

## **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
C(TX-PARASTIC)	TX input capacitance for return loss	At package pin		0.7	pF
C <sub>(AC-COUPLING)</sub>	External AC Coupling capacitor on differential pairs.		75	265	nF

#### 6.7 Power-Up Requirements

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN M	ΛAX	UNIT	
t <sub>d_pg</sub>	Internal Power Good asserted high when $V_{CC}$ is at 2.5 V	See Figure 2		5	μs
t <sub>cfg_su</sub>	CFG <sup>(1)</sup> pins setup before internal Reset <sup>(2)</sup> high	See Figure 2	0		S
t <sub>cfg_hd</sub>	CFG <sup>(1)</sup> pins hold after internal Reset <sup>(2)</sup> high	See Figure 2	500		μs
t <sub>VCC_RAMP</sub>	V <sub>CC</sub> supply ramp requirement	See Figure 2		50	ms

(1) Following pins comprise CFG pins: MODE, CFG1, CFG2, CH1\_EQ1, CH1\_EQ2, CH2\_EQ1, and CH2\_EQ2.

(2) Internal reset is the AND of EN pin and internal Power Good.

### 6.8 Timing Requirements


			MIN	NOM	MAX	UNIT
SuperSpeed (	(SS) and SuperSpeedPlus(SSP)				·	
t <sub>IDLEEntry</sub>	Delay from U0 to electrical idle.	See Figure 1			150	ps
t <sub>IDLEExit_U1</sub>	U1 exit time: break in electrical idle to the transmission of LFPS.	See Figure 1			150	ps
t <sub>IDLEExit_U2U3</sub>	U2/U3 exit time: break in electrical idle to transmission of LFPS	See Figure 1		2.3	3.75	μs
t <sub>DIFF-DLY</sub>	Differential propagation delay				150	ps
t <sub>PWRUPACTIVE</sub>	Time when $V_{CC}$ reach 2.5 V to device active and performing Rx.Detect.	EN = H			7	ms

## 6.9 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
USB3.1 Trans	mitter Interface (TX1P/N, TX2P/N)					
t <sub>TX-RISE-FALL</sub>	Transmitter rise/fall time	20% to 80% of differential output; 1200mVpp linear range setting		40		ps
t <sub>RF-MISMATCH</sub>	Transmitter rise/fall mismatch	20% to 80% of differential output; 1200mVpp linear range setting; 1000mVpp VID;		0.01		UI
t <sub>TX-DJ</sub>	Residual deterministic jitter	@10Gbps; 1200mVpp Linear Range Setting		0.08		UI







TUSB1002


SLLSEU4A - MAY 2016 - REVISED MAY 2016

TEXAS INSTRUMENTS

www.ti.com

## 6.10 Typical Characteristics


 $V_{CC}$  = 3.3V , 25°C, 200 mVpp  $V_{\text{ID}}$  sine wave,  $Z_{\text{O}}$  = 100  $\Omega,$  RGE package





#### **Typical Characteristics (continued)**

 $V_{CC}$  = 3.3V , 25°C, 200 mVpp  $V_{ID}$  sine wave,  $Z_{O}$  = 100  $\Omega,$  RGE package



TUSB1002 SLLSEU4A – MAY 2016 – REVISED MAY 2016


www.ti.com

STRUMENTS

XAS

# **Typical Characteristics (continued)**

 $V_{CC}$  = 3.3V , 25°C, 200 mVpp  $V_{ID}$  sine wave,  $Z_{O}$  = 100  $\Omega,$  RGE package






#### **Detailed Description** 7

#### 7.1 Overview

The TUSB1002 is the industry's first, dual lane USB 3.1 SuperSpeedPlus redriver. As signals traverse through a channel (like FR4 trace) the amplitude of the signal is attenuated. The attenuation varies depending on the frequency content of the signal. Depending the length of the channel this attenuation could be large enough resulting in signal integrity issues at a USB 3.1 receiver. By placing a TUSB1002 between USB3.1 host and device the attenuation effect of the channel can eliminated or minimized. The result is a USB3.1 compatible eye

at the devices receiver. With up to 14 receiver equalization settings, the TUSB1002 can support many different channel loss combinations. The TUSB1002 offers low power consumption on a single 3.3 V supply with its ultra low power architecture. It supports the USB3.1 low power modes which further reduces idle power consumption. The TUSB1002 settings are configured through pins. In addition to equalization adjustment, the TUSB1002 provides knobs for adjusting DC gain and voltage output linearity range.

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



#### 7.3 Feature Description

#### 7.3.1 4-Level Control Inputs

The TUSB1002 has (MODE, CFG1, CFG2, CH1\_EQ1, CH1\_EQ2, CH2\_EQ1, and CH2\_EQ2) 4-level inputs pins that are used to control the equalization gain and the output voltage swing dynamic range. These 4-level inputs use a resistor divider to help set the 4 valid levels and provide a wider range of control settings. There is an internal 45 k $\Omega$  pull-up and a 95 k $\Omega$  pull-down. These resistors, together with the external resistor connection combine to achieve the desired voltage level.

	•
LEVEL	SETTINGS
0	Option 1: Tie 1 K $\Omega$ 5% to GND. Option 2: Tie directly to GND.
R	Tie 20 K $\Omega$ 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie 1 K $\Omega$ 5% to V <sub>CC</sub> . Option 2: Tie directly to V <sub>CC</sub> .

Table 1. 4-Level Control Pin Settings

#### NOTE

In order to conserve power, the TUSB1002 disables 4-level input's internal pull-up/pulldown resistors after the state of 4-level pins have been sampled on rising edge of EN. A change of state for any four level input pin is not applied to TUSB1002 until after EN pin transitions from low to high.

#### 7.3.2 Linear Equalization

With a linear equalizer, the TUSB1002 can electrically shorten a particular channel allowing for longer run lengths.




Figure 16. Linear Equalizer

With a TUSB1002, the 28 in trace can be made to have similar insertion loss as the 12 inch trace.

The receiver equalization level for each channel is determined by the state of the CHx\_EQ1 and CHx\_EQ2 pins, where x = 1 or 2.

www.ti.com
------------

EQ SETTING #	CHx_EQ2 PIN LEVEL	CHx_EQ1 PIN LEVEL	EQ GAIN at 2.5GHz / 5 GHz (dB)
1	0	0	1.9 / 5.5
2	0	R	2.8 / 7.1
3	0	F	3.5 / 8.2
4	0	1	4.4 / 9.3
5	R	0	5.0 / 10.2
6	R	R	5.8 / 11.1
7	R	F	6.4 / 11.8
8	R	1	7.1 / 12.6
9	F	0	7.6 / 13.1
10	F	R	8.2 / 13.8
11	F	F	8.7 / 14.3
12	F	1	9.2 / 14.8
13	1	0	9.6 / 15.2
14	1	R	10.1 / 15.6
15	1	F	Reserved.
16	1	1	Reserved.

Table 2. EQ Configuration Options for 1200mV Linearity 0 dB DC Gain Setting

#### 7.3.3 Adjustable VOD Linear Range and DC Gain

The CFG1 and CFG2 pins can be used to adjust the TUSB1002 output voltage swing linear range and receiver equalization DC gain. Table 3 details the available options.

For best performance, the TUSB1002 should be operated within its defined VOD linearity range. The gain of the incoming VID should be kept to less than or equal to the TUSB1002 VOD linear range setting. The can be determined by Equation 1:

VID at 5 GHz = VOD x (10  $^{-(Gv/20)}$ )

where

•

Gv = TUSB1002 Gain and VOD = TUSB100 VOD linearity setting.

(1)

For example, for a VOD linearity range setting of 1200 mV, the maximum incoming VID signal at 5 GHz with a CHx\_EQ[1:0] setting of 1 (5.5 dB) is 1200 x (10  $^{-(5.5/20)}$ ) = 637 mVpp. The TUSB1002 can be operated outside its VOD linear range but jitter will be higher.

SETTING #	CFG1 PIN LEVEL	CFG2 PIN LEVEL	CH1 DC GAIN (dB)	CH2 DC GAIN (dB)	CH1 V <sub>OD</sub> LINEAR RANGE (mVpp)	CH2 V <sub>OD</sub> LINEAR RANGE (mVpp)
1	0	0	+1	0	900	900
2	0	R	0	+1	900	900
3	0	F	0	0	900	900
4	0	1	+1	+1	900	900
5	R	0	0	0	1000	1000
6	R	R	+1	0	1000	1000
7	R	F	0	-1	1000	1000
8	R	1	+2	+2	1000	1000
9	F	0	-1	-1	1200	1200
10	F	R	-2	-2	1200	1200
11	F	F	0	0	1200	1200
12	F	1	+1	+1	1200	1200
13	1	0	-1	0	1200	1200
14	1	R	0	-1	1200	1200
15	1	F	0	+1	1200	1200
16	1	1	+1	0	1200	1200

Copyright © 2016, Texas Instruments Incorporated

#### TUSB1002 SLLSEU4A – MAY 2016 – REVISED MAY 2016



#### 7.3.4 Receiver Detect Control

The SLP\_S0# pin offers system designers the ability to control the TUSB1002 Rx.Detect functionality during Disconnect and U2/U3 states and therefore achieving lower consumption in these states. When the system is in a low power state (Sx where x = 1, 2, 3, 4, or 5), system can assert SLP\_S0# low to disable TUSB1002 receiver detect functionality. While SLP\_S0# is asserted low and USB 3.1 interface is in U3, the TUSB1002 keeps receiver termination active. The TUSB1002 will not respond to any LFPS signaling while in this state. This means that system wake from U3 is not supported while SLP\_S0# is asserted low. If the TUSB1002 is in Disconnect state when SLP\_S0# is asserted low, then TUSB1002 disables both channels receiver termination. When SLP\_S0# is asserted high, the TUSB1002 resumes normal operation of performing far-end receiver termination detection.

#### 7.3.5 USB3.1 Dual Channel Operation (MODE = "F")

The TUSB1002 in dual-channel operation waits for far-end terminations on both channels 1 and 2 before transitioning to fully active state (U0 mode). This mode of operation, defined as MODE pin = 'F', is the most common configuration for USB3.1 Source (DFP) and Sink (UFP) applications.

#### 7.3.6 USB3.1 Single Channel Operation (MODE = "1")

In some applications, like Type-C USB3.1 active cables, only one of the two channels may be active. For this application, setting MODE pin = '1', enables single-channel operation. In this mode of operation, the TUSB1002 attempts far-end termination on both channels 1 and 2. The channel which has a far-end termination detected will be enabled while the remaining channel will be disabled. If far-end termination is detected on both channels, then TUSB1002 behaves in dual channel operation (both channels enabled).

#### NOTE

This feature is not available in RMQ package. Pin should be left unconnected for RMQ package.

#### 7.4 Device Functional Modes

#### 7.4.1 Shutdown Mode

The Shutdown mode is entered when EN pin is low and VCC is active and stable. This mode is the lowest power state of the TUSB1002. While in this mode, the TUSB1002 receiver terminations is disabled.

#### 7.4.2 Disconnect Mode

Next to Shutdown Mode, the Disconnect mode is the lowest power state of the TUSB1002. The TUSB1002 enters this mode when exiting Shutdown mode. In this state, the TUSB1002 periodically checks for far-end receiver termination on both SSTX1 and SSTX2. Upon detection of the far-end receiver's termination on both ports, the TUSB1002 transitions to a fully active mode called U0 mode.

When SLP\_S0# is asserted low and the TUSB1002 is in Disconnect mode, the TUSB1002 will remain in Disconnect mode and never perform far-end receiver detection. This allows even lower TUSB1002 power consumption while in the Disconnect mode. Once SLP\_S0# is asserted high, the TUSB1002 again starts performing far-end receiver detection so it can know when to exit the Disconnect mode.

#### 7.5 U0 Mode

The U0 mode is the highest power state of the TUSB1002. Anytime high-speed traffic (SuperSpeed or SuperSpeedPlus) is being received, the TUSB1002 remains in this mode. The TUSB1002 only exits this mode if electrical idle is detected on both SSRX1 and SSRX2. While in this mode, the TUSB1002 hs speed receivers and transmitters are powered and active.

#### 7.6 U1 Mode

The U1 mode is the intermediate mode between U0 mode and U2/U3 mode. In U1 mode, the TUSB1002's receiver termination remains enabled and the TXP/N DC common mode is maintained.



### 7.7 U2/U3 Mode

Next to the disconnect mode, the U2/U3 mode is next lowest power state. While in this mode, the TUSB1002 periodically performs far-end receiver detection. Anytime the far-end receiver termination is not detected on either CH1 or CH2, the TUSB1002 leaves the U2/U3 mode and transition to the Disconnect mode. It also monitors the SSRX1 and SSRX2 for a valid LFPS. Upon detection of a valid LFPS, the TUSB1002 immediately transitions to the U0 mode.

When SLP\_S0# is asserted low and the TUSB1002 is in U2/U3 mode, the TUSB1002 remains in U2/U3 state and never perform far-end receiver detection. While in this state, the TUSB1002 ignores LFPS signaling. This allows even lower TUSB1002 power consumption while in the U2/U3 mode. Once SLP\_S0# is asserted high, the TUSB1002 again starts performing far-end receive as well as monitor LFPS so it can know when to exit the U2/U3 mode.

## 8 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TUSB1002 is a linear redriver designed specifically to compensation for ISI jitter caused by attenuation through a passive medium like traces and cables. Because the TUSB1002 has two independent channels, it can be optimized to correct ISI in both the upstream and downstream direction through 14 different equalization choices. Placing the TUSB1002 between a USB3.1 Host/device controller and a USB3.1 receptacle can correct signal integrity issues resulting in a more robust system.

## 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 17. TUSB1002 in USB3.1 Host Application

#### 8.2.1 Design Requirements

Fro this design example , use the parameters shown in Figure 20.


#### Table 4. Design Parameters

PARAMETER	VALUE
VCC supply (3 V to 3.6 V)	3.3 V
Mode of Operation (Dual or Half Channel)	MODE = F (Floating) for USB3.1 Dual Channel
A/C coupling Capacitor (75 nF to 265 nF)	100 nF
A to B FR4 Length (inches)	8
A to B FR4 Trace Width (mils)	4
C to D FR4 length (inches)	2
C to D FR4 Trace Width (mils)	4
USB3.1 Host Sleep GPIO Support	No (SLP_S0# pin floating)
DC Gain (-2, -1, 0, +1, +2)	0 dB (CFG[2:1] pins floating)
Linear Range (900 mV, 1000 mV, or 1200 mV)	1200 mV (CFG[2:1] pins floating)



#### 8.2.2 Detailed Design Procedure

The TUSB1002 differential receivers and transmitters have internal BIAS and termination. For this reason, the TUSB1002 must be connected to the USB3.1 host and receptacle through external A/C coupling capacitors. In this example as depicted in Table 4, 100 nF capacitors are placed on TX2P/N, RX1P/N, and TX1P/N. No A/C coupling capacitors are placed on the RX2P/N because it is assumed the device downstream of the TUSB1002 will have A/C coupling capacitor on its transmitter as defined by the USB 3.1 specification.



Copyright © 2016, Texas Instruments Incorporated

Figure 18. Host Implementation Schematic

The USB3.1 Dual channel operation is used in this example. Mode pin should be left floating (unconnected) when using this mode.

In this example, the USB3.1 Host does not support a GPIO for indicating system Sx state or low power states and therefore the SLP\_S0# pin can be left floating.

The TUSB1002 compensates for channel loss in both the upstream (D to C) and downstream direction (A to B). This is done by configuring the CH1\_EQ[2:1] and CH2\_EQ[2:1] pins to the equalization setting that matches as close possible to the channel insertion loss. In this particular example, CH1\_EQ[2:1] is for path A to B which is the channel between USB3.1 host and the TUSB1002, and CH2\_EQ[2:1] is for path C to D which is the channel between TUSB1002 and the USB3.1 receptacle.

The TUSB1002 supports 5 levels of DC gain that are selected by the CFG[2:1] pins. Typically, the DC gain should be set to 0 dB but may need to be adjusted to correct any one of the following conditions:

- 1. Input V<sub>ID</sub> too high resulting in V<sub>OD</sub> being greater than USB 3.1 defined swing. For this case, a negative DC gain should be used.
- 2. Input  $V_{ID}$  too low resulting in  $V_{OD}$  being less than USB 3.1 defined swing. For this case, a positive DC gain should be used.
- 3. Low frequency discontinuities in the channel resulting in DC component of the signal clipping the vertical eye mask. For this case, a positive DC gain should be used.

It is assumed in this example the incoming  $V_{ID}$  is at the nominal defined USB3.1 range and the channel is linear across frequency. The CFG1 and CFG2 pins can both be left floating if these assumptions are true.

#### TUSB1002 SLLSEU4A – MAY 2016 – REVISED MAY 2016




www.ti.com

In this particular example, the channel A-B has a trace length of 8 inches with a 4 mil trace width. This particular channel has about 0.83 dB per inch of insertion loss at 5 GHz. This equates to approximately 6.7 dB of loss for the entire 8 inches of trace. An additional 1.5 dB of loss is added due to package of the USB3.1 Host, TUSB1002, and the A/C coupling capacitor. This brings the entire channel loss at 5 GHz to 6.7 dB + 1.5 dB = 8.2 dB. A typical USB 3.1 host/device will have around 3dB of transmitter de-emphasis. Transmitter de-emphasis pre-compensates for the loss of the output channel. With 3 dB of de-emphasis, the total equalization required by the TUSB1002 is in the 5.2dB (8.2dB - 3dB) range. The channel A-B for this example is connected to TUSB1002's RX1P/N input and therefore CH1\_EQ[2:1] pins are used for adjusting TUSB1002 RX1P/N equalization settings. The CH1\_EQ[2:1] pins should be set such that TUSB1002 equalization is between 5dB and 8dB.

The channel C-D has a trace length of 4 inches with a 4mil trace width. Assuming 0.83 dB per inch of insertion loss, the 4 inch trace will equate to about 3.32 dB of loss at 5 GHz. An additional 2dB of loss needs to be added due to package, A/C coupling capacitor, and the USB 3.1 receptacle. The total loss is around 5.32 dB. Because channel C-D includes a USB 3.1 receptacle, the actual total loss could be much greater than 5.32dB due to the fact that devices plugged into the receptacle will also have loss. The device plugged into receptacle will have either a short or long channel. USB3.1 standard defines total loss limit of 23dB that is distributed as 8.5dB for Host, 8.5dB for device, and 6.0dB for cable. With variable channel of devices plugged into the USB3.1 receptacle, configuring TUSB1002's RX2P/N equalization settings is not as straight forward as Channel A-B.

Engineer can not set TUSB1002's CH2\_EQ[2:1] pins to the largest equalization setting to accommodate the largest allowed USB3.1 device/cable loss of 14.5dB. Doing so will result in TUSB1002 operating outside its linear range when a device with short channel is plugged into the receptacle. For this reason, it is recommended to configure TUSB1002's CH2\_EQ[2:1] pins to equalize a shorter device channel. This will result in requiring USB3.1 host to compensate for remaining channel loss for the worse case USB3.1 channel of 14.5dB. The definition of a short device channel is not specified in USB 3.1 specification. Therefore, an engineer must make their own loss estimate of what constitutes a short device channel. For particular example, we will assume the short channel is around 3 to 5 dB. The device's channel loss will need to be added to estimated Channel C-D loss minus the typical 3db of de-emphasis. This means CH2\_EQ[2:1] pins should be configured to handle a loss of 5 to 7 db.



## 8.2.3 Application Curves

Figure 19. Insertion Loss for 8inch 4 mil FR4 Trace



## 9 Power Supply Recommendations

The TUSB1002 has two V<sub>CC</sub> supply pins. It is recommended to place a 100nF de-coupling capacitor near each of the V<sub>CC</sub> pins. It is also recommended to have at least one bulk capacitor of at least 10µF on the V<sub>CC</sub> plane near the TUSB1002.

# 10 Layout

#### 10.1 Layout Guidelines

- RXP/N and TXP/N pairs should be routed with controlled 90- $\Omega$  differential impedance (±15%).
- Keep away from other high speed signals.
- Intra-pair routing should be kept to within 2 mils.
- Length matching should be near the location of mismatch
- Each pair should be separated at least by 3 times the signal trace width.
- The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This minimizes any length mismatch causes by the bends; ad therefore, minimize the impact bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
- Keep traces on layers adjacent to ground plane.
- Do NOT route differential pairs over any plane split.
- Adding Test points causes impedance discontinuity; and therefore, negatively impact signal performance. If
  test points are used, they should be placed in series and symmetrically. They must not be placed in a manner
  that causes a stub on the differential pair.

## 10.2 Layout Example

### **Example 4 layer PCB Stackup**

Top Layer 1 (Signal)
Inner Layer 2 (GND)
Inner Layer 3 (VCC)
Bottom Layer 4 (Signal)




Figure 20. Example Layout



## **11** Device and Documentation Support

#### **11.1 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



1-Sep-2016

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB1002IRGER	PREVIEW	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 1002	
TUSB1002IRGET	PREVIEW	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB 1002	
TUSB1002RGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	TUSB 1002	Samples
TUSB1002RGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	TUSB 1002	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



1-Sep-2016

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB1002IRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB1002IRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB1002RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB1002RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

30-Jun-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB1002IRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TUSB1002IRGET	VQFN	RGE	24	250	210.0	185.0	35.0
TUSB1002RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TUSB1002RGET	VQFN	RGE	24	250	210.0	185.0	35.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated