

TUSB1002A USB3.2 10 Gbps Dual-Channel Linear Redriver

1 Features

- Supports USB3.2 x1 SuperSpeed (5 Gbps) and SuperSpeedPlus (10 Gbps)
- Supports PCI Express Gen3, SATA Express, and SATA Gen3.
- Ultra Low-Power Architecture
 - Active: < 300 mW
 - Disconnect/U2/U3: < 1.9 mW
 - Shutdown: < 700 μ W
- Adjustable Voltage Output Swing Linear Range up to 1200 mVpp
- No Host/Device Side Requirement
- 16 Settings for up to 16 dB at 10 Gbps of Linear Equalization
- Adjustable DC Equalization Gain
- Hot-Plug Capable
- Pin-to-Pin Compatible With LVPE502A and LVPE512 USB 3.0 Redriver
- Pin-to-Pin Compatible with TUSB1002 Redriver
- Temperature Range: 0°C to 70°C (Commercial) and –40°C to 85°C (Industrial)
- ± 5 kV HBM ESD
- Available in Single 3.3 V Supply.
- Available in 4 mm x 4 mm VQFN

2 Applications

- Notebook and Desktop PC
- TVs
- Tablets
- Cell Phones
- Active Cable
- Docking Stations

3 Description

The TUSB1002A is the industry's first dual-channel USB 3.2 x1 SuperSpeedPlus (SSP) redriver and signal conditioner. The device offers low power consumption on a 3.3-V supply with its ultra-low-power architecture. It supports the USB3.2 low power modes which further reduces idle power consumption.

The TUSB1002A implements a linear equalizer, supporting up to 16 dB of loss due to Inter-Symbol Interference (ISI). When USB signals travel across a PCB or cable, signal integrity degrades due to loss and inter-symbol interference. The linear equalizer compensates for the channel loss, and thereby, extends the channel length and enables systems to pass USB compliance. The dual lane implementation and small package size provides flexibility in the placement of the TUSB1002A in the USB3.2 path.

The TUSB1002A is available in either a 24-pin 4 mm x 4 mm VQFN. It is also available in a commercial grade (TUSB1002A) or industrial grade (TUSB1002AI).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TUSB1002A	VQFN (24)	4.00 mm x 4.00 mm
TUSB1002AI		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic





Table of Contents

1 Features	1	7.5 U0 Mode.....	18
2 Applications	1	7.6 U1 Mode.....	18
3 Description	1	7.7 U2/U3 Mode.....	18
4 Revision History	2	8 Application and Implementation	19
5 Pin Configuration and Functions	3	8.1 Application Information.....	19
6 Specifications	5	8.2 Typical USB3.2 Application	19
6.1 Absolute Maximum Ratings	5	8.3 Typical SATA, PCIe and SATA Express Application.....	22
6.2 ESD Ratings.....	5	9 Power Supply Recommendations	25
6.3 Recommended Operating Conditions.....	5	10 Layout	25
6.4 Thermal Information	5	10.1 Layout Guidelines	25
6.5 Electrical Characteristics.....	6	10.2 Layout Example	26
6.6 Timing Requirements	9	11 Device and Documentation Support	27
6.7 Switching Characteristics	9	11.1 Receiving Notification of Documentation Updates	27
6.8 Typical Characteristics	11	11.2 Community Resources.....	27
7 Detailed Description	14	11.3 Trademarks	27
7.1 Overview	14	11.4 Electrostatic Discharge Caution.....	27
7.2 Functional Block Diagram	14	11.5 Glossary	27
7.3 Feature Description.....	15	12 Mechanical, Packaging, and Orderable Information	27
7.4 Device Functional Modes.....	18		

4 Revision History

DATE	REVISION	NOTES
March 2018	*	Initial release

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	INTERNAL PULLUP PULLDOWN	DESCRIPTION
NAME	NO.			
RX1P	9	90Ω Differential Input		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 1
RX1N	8			Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 1
RX2P	19	90Ω Differential Input		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 2
RX2N	20			Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 2.
TX1P	22	90Ω Differential Output		Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 1.
TX1N	23			Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 1.
TX2P	12	90Ω Differential Output		Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 2.
TX2N	11			Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 2.
CH1_EQ1	2	I (4-level)	PU (approx 45K) PD (approx 95K)	CH1_EQ1. Configuration pin used to control Rx EQ level for RX1P/N. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. This pin along with CH1_EQ2 allows for up to 16 equalization settings.
CH1_EQ2	3	I (4-level)		CH1_EQ2. Configuration pin used to control Rx EQ level for RX1P/N. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. This pin along with CH1_EQ1 allows for up to 16 equalization settings.
CH2_EQ1	16	I (4-level)		CH2_EQ1. Configuration pin used to control Rx EQ level for RX2P/N. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. This pin along with CH2_EQ2 allows for up to 16 equalization settings.
CH2_EQ2	17	I (4-level)		CH2_EQ2. Configuration pin used to control Rx EQ level for RX2P/N. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. This pin along with CH2_EQ1 allows for up to 16 equalization settings.
EN	5	I (2-level)	PU (approx 400 K)	EN. Places TUSB1002A into shutdown mode when asserted low. Normal operation when pin is asserted high. When in shutdown, TUSB1002A's receiver terminations will be high impedance and tx/rx channels will be disabled.

Pin Functions (continued)

PIN		TYPE	INTERNAL PULLUP PULLDOWN	DESCRIPTION
NAME	NO.			
CFG1	4	I (4-level)	PU (approx 45K) PD (approx 95K)	CFG1. This pin along with CFG2 will select VOD linearity range and DC gain for both channels 1 and 2. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. Refer to Table 3 for VOD linearity range and DC gain options.
CFG2	15	I (4-level)	PU (approx 45K) PD (approx 95K)	CFG2. This pin along with CFG1 will set VOD linearity range and DC gain for both channels 1 and 2. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. Refer to Table 3 for VOD linearity range and DC gain options.
MODE	7	I (4-level)	PU (approx 45 K) PD (approx 95K)	MODE. This pin is for selecting different modes of operation. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. 0 = Basic Redriver Mode. R = PCIe / Test Mode. PCIe Mode and TI Internal use only F = USB3.2 x1 Dual Channel Operation enabled (TUSB1002A normal mode). 1 = USB3.2 x1 Single-channel operation.
RSVD1	24	O		RSVD1. Under normal operation, this pin will be driven low by TUSB1002A. Recommend leaving this pin unconnected on PCB.
DCBOOST#	14	I (2-level)	PU (approx 400 K)	DCBOOST#. This pin when asserted low will increase the DC Gain level defined in Table 3 by +1 dB unless already at +2dB. If DC Gain level defined in Table 3 is already at +2 dB, then asserting this pin low will not change the DC Gain level. This pin can be left unconnected if this function is not needed. 1 = DC Gain defined by Table 3 . 0 = DC Gain defined by Table 3 is increased by +1 dB.
VCC	1, 13	Power		3.3 V ($\pm 10\%$) Supply.
GND	6, 10, 18, 21	GND		Ground
Thermal pad				Thermal pad. Recommend connecting to a solid ground plane.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply Voltage Range	V _{CC}	-0.3	4	V
Voltage Range on I/O pins	Differential voltage for RX1P/N and RX2P/N	-2.5	2.5	V
	Voltage at RX pins	-0.5	4	V
	Voltage on Control pins	-0.5	4	V
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±5000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
V _{PSN}	Supply noise on V _{CC} pins			100	mV
T _A	TUSB1002A Ambient temperature	0		70	°C
	TUSB1002AI Ambient temperature	-40		85	°C
T _J	TUSB1002A Junction temperature	0		105	°C
	TUSB1002AI Junction temperature	-40		105	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TUSB1002A	UNIT
		RGE (VQFN)	
		24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	38.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	41.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	16.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.0	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	16.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	6.9	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER						
$P_{U0_SSP_1200mV}$	Power under USB3.1 operation in U0 operating at SuperSpeedPlug datarate with linear range set to 1200mV.	At 10 Gbps; $V_{CC} = 3.3\text{ V}$; EN = 1; Pattern = CP9; $V_{OD} = 1200mVpp$		330		mW
$P_{U0_SSP_1000mV}$	Power under USB3.1 operation in U0 operating at SuperSpeedPlug datarate with linear range set to 1000mV.	At 10 Gbps; $V_{CC} = 3.3\text{ V}$; EN = 1; Pattern = CP9; $V_{OD} = 1000mVpp$		310		mW
$P_{U0_SSP_900mV}$	Power under USB3.1 operation in U0 operating at SuperSpeedPlug datarate with linear range set to 900mV.	At 10 Gbps; $V_{CC} = 3.3\text{ V}$; EN = 1; Pattern = CP9; $V_{OD} = 900mVpp$		295		mW
P_{U1}	Power in U1 with linear range set to 1200mV.	In U1; $V_{CC} = 3.3\text{ V}$; EN = 1; $V_{OD} = 1200mVpp$		330		mW
P_{U2U3}	Power when in U2/U3 state.	$V_{CC} = 3.3\text{ V}$; EN = 1; Both channels in U2/U3;		1.5		mW
$P_{DISCONNECT_NONE}$	Power when no USB device detected on both TX1P/N and TX2P/N.	$V_{CC} = 3.3\text{ V}$; EN = 1; RX1 and RX2 termination disabled;		1.9		mW
$P_{DISCONNECT_ONE}$	Power when a single USB device detected on either TX1P/N or TX2P/N.	$V_{CC} = 3.3\text{ V}$; EN = 1; Either RX1 or RX2 termination enabled but not both enabled;		1.9		mW
$P_{SHUTDOWN}$	Shutdown power when EN = 0.	$V_{CC} = 3.3\text{ V}$; EN = 0;		0.7		mW
4-level Inputs (CFG[2:1], MODE, CH1_EQ[2:1], CH2_EQ[2:1])						
V_{TH}	Threshold "0" / "R"	$V_{CC} = 3.3\text{ V}$		0.55		V
	Threshold "R" / "F"	$V_{CC} = 3.3\text{ V}$		1.65		V
	Threshold "F" / "1"	$V_{CC} = 3.3\text{ V}$		2.8		V
I_{IH}	High-level input current	$V_{CC} = 3.6\text{ V}$; $V_{IN} = 3.6\text{ V}$	20		80	μA
I_{IL}	Low-level input current	$V_{CC} = 3.6\text{ V}$; $V_{IN} = 0\text{ V}$	-160		-40	μA
R_{PU}	Internal pullup resistance			45		k Ω
R_{PD}	Internal pulldown resistance			95		k Ω
EN, DCBOOST#						
V_{IH}	High-level input voltage	$V_{CC} = 3.3\text{ V}$	1.7		3.6	V
V_{IL}	Low-level input voltage	$V_{CC} = 3.3\text{ V}$	0		0.7	V
I_{IH}	High-level input current	$V_{CC} = 3.6\text{ V}$; $V_{IN} = 3.6\text{ V}$	-10		10	μA
I_{IL}	Low-level input current	$V_{CC} = 3.6\text{ V}$; $V_{IN} = 0\text{ V}$	-15		15	μA
R_{PU_EN}	Internal pullup resistance for EN and DCBOOST#			400		k Ω
USB3.1 Receiver Interface (RX1P/N and RX2P/N)						
$R_{L_100\text{ MHz}}$	Rx Differential return loss at 100 MHz to 2.5 GHz	SDD11 100 MHz to 2.5 GHz at 90-ohms		-18		dB
$R_{L_5\text{ GHz}}$	Rx Differential return loss at 5 GHz	SDD11 5 GHz at 90-ohms		-14		dB
$R_{L_10\text{ GHz}}$	Rx Differential return loss from 5 to 10 GHz	SDD11 5 GHz to 10 GHz at 90-ohms		-6		dB
R_{L_CM}	Rx common mode return loss	SCC11 0.5 to 5 GHz at 90-ohms		-12		dB
X-Talk	Differential crosstalk between TX and RX signal pairs			-50		dB
$E_{ACGAIN_5\text{ GHz}}$	Max AC Equalization Gain	50 mVpp CP10 at 5 GHz; $V_{CC} = 3.3V$;		16		dB

Electrical Characteristics (continued)

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
E_{DC_GAIN0}	DC Gain at 0 dB setting	200 mVpp VID at 100 MHz; 1200mV Linear Range Setting;		.7		dB
E_{DC_GAIN1}	DC Gain at 1 dB setting	200 mVpp VID at 100 MHz; 1200mV Linear Range Setting;		1.6		dB
E_{DC_GAIN2}	DC Gain at 2 dB setting	200 mVpp VID at 100 MHz; 1000mV Linear Range Setting;		2.3		dB
E_{DC_GAIN-1}	DC Gain at -1 dB setting	200 mVpp VID at 100 MHz; 1200mV Linear Range Setting;		-0.25		dB
V_{DIFF_IN}	Input differential peak-peak voltage swing range			1200		mV
$V_{RX_DC_CM}$	RX DC common mode voltage			0		V
$R_{RX_DC_CM}$	RX DC common mode impedance	Measured at connector; Present when USB Device detected on TXP/N;	18		30	Ω
$R_{RX_DC_DIFF}$	RX DC differential impedance	Measured at connector; Present when USB Device detected on TXP/N;	72		120	Ω
$Z_{RX_DC_DIFF}$	DC Input CM Input Impedance $V > 0$ during RESET or power down.	1. Rx DC CM Impedance with Rx terminations not powered. 2. Measured over the range 0 - 500 mV with respect to GND. 3. Only DC input CM Input impedance $V > 0$ is specified.	35			k Ω
$V_{RX_SIGNAL_DET}$	Input differential peak-to-peak signal detect assert level	At 10 Gbps; No loss input channel and PRBS7 pattern.		85		mV
$V_{RX_IDLE_DET}$	Input differential peak-to-peak signal detect de-assert level	At 10 Gbps; No loss input channel and PRBS7 pattern.		60		mV
$V_{RX_LFPS_DET}$	LFPS detect threshold.	Below min is squelched	100		310	mV
$V_{RX_CM_AC_P}$	Peak RX AC common mode voltage	Measured at package pin.			150	mV
USB3.1 Transmitter Interface (TX1P/N and TX2P/N)						
$R_{L_TX_100\text{ MHz}}$	Tx Differential return loss at 100 MHz	SDD22 100 MHz - 2.5 GHz at 90-ohms		-20		dB
$R_{L_TX_2.5\text{ GHz}}$	Tx Differential return loss at 5 GHz	SDD22 5 GHz at 90-ohms		-16		dB
$R_{L_TX_10\text{ GHz}}$	Tx Differential return loss from 5 to 10 GHz	SDD22 5 GHz to 10 GHz at 90-ohms		-8.5		dB
$R_{L_TX_CM}$	Tx common mode return loss	SCC22 0.5 to 5 GHz at 90-ohms		-6.7		dB
$V_{TX_DIFFPP-1200}$	Differential peak-to-peak TX voltage swing linear dynamic range at 100MHz	1200 mVpp setting; 100MHz; Measured at -1dB compression point = 20 log(VOD/VOD_linear)		1000		mV
	Differential peak-to-peak TX voltage swing linear dynamic range at 5GHz	1200 mVpp setting; 5GHz; Measured at -1dB compression point = 20 log(VOD/VOD_linear)		1300		mV
$V_{TX_DIFFPP-1000}$	Differential peak-to-peak TX voltage swing linear dynamic range at 100MHz	1000 mVpp setting; 100MHz; Measured at -1dB compression point = 20 log(VOD/VOD_linear)		900		mV
	Differential peak-to-peak TX voltage swing linear dynamic range at 5GHz	1000 mVpp setting; 5GHz; Measured at -1dB compression point = 20 log(VOD/VOD_linear)		1150		mV
$V_{TX_DIFFPP-900}$	Differential peak-to-peak TX voltage swing linear dynamic range at 100MHz	900 mVpp setting; 100MHz; Measured at -1dB compression point = 20 log(VOD/VOD_linear)		800		mV
	Differential peak-to-peak TX voltage swing linear dynamic range at 5GHz	900 mVpp setting; 5GHz; Measured at -1dB compression point = 20 log(VOD/VOD_linear)		1000		mV
$V_{TX_RCV_DETECT}$	Amount of voltage change allowed during Rx Detection.	Measured at package pins.			600	mV

Electrical Characteristics (continued)

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{TX-CM-IDLE-DELTA}$	Transmitter idle common mode voltage change U2/U3 state.	Max allowed instantaneous commode-mode voltage at connector side of AC coupling capacitor. This is an absolute voltage spec referenced to the receive side termination ground.	-600		600	mV
$V_{TX-DC-CM}$	TX DC common mode voltage	1200mVpp linear range setting;	0	1.85	2.05	V
$V_{TX-CM-AC-PP-ACTIVE}$	Transmitter AC common mode peak-peak voltage in U0. Maximum mismatch from TXP+TXN for both time and amplitude.	1200mVpp linear setting; CHx_EQ setting matches input channel insertion loss;			116	mV
$V_{TX-IDLE-DIFF-AC-PP}$	AC electrical idle differential peak-to-peak output voltage		0		10	mV
$V_{TX-CM-DC-ACTIVE-IDLE-DELTA}$	Absolute DC common mode voltage between U1 and U0				200	mV
$R_{TX-DC-CM}$	TX DC common mode impedance		18		30	Ω
$R_{TX-DC-DIFF}$	TX DC differential impedance		72		120	Ω
$I_{TX-SHORT}$	Transmitter short-circuit current limit.				107	mA
$C_{AC-COUPLING}$	External AC coupling capacitor on differential pairs.		75		265	nF

6.6 Timing Requirements

over operating free-air temperature and voltage range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
t_{d_pg}	Internal power good asserted high when V_{CC} is at 2.5V			5	μs
t_{CFG_SU}	CFG ⁽¹⁾ pins setup before internal Reset ⁽²⁾ high	0			μs
t_{CFG_HD}	CFG ⁽¹⁾ pins hold after internal Reset ⁽²⁾ high	500			μs
t_{VCC_RAMP}	V_{CC} supply ramp requirement	0.1		50	ms

(1) Following pins comprise CFG pins: MODE, CFG[2:1], CH1_EQ[2:1], CH2_EQ[2:1]

(2) Internal reset is the logical AND of EN pin and internal power good.

6.7 Switching Characteristics

over operating free-air temperature and voltage range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DLEEntry}$	Delay from U0 to electrical idle			150	ps
$t_{DLEEntry_U1}$	U1 exit time. Break in electrical idle to transmission of LFPS.			150	ps
$t_{DLEEntry_U2}$ $t_{DLEEntry_U3}$	U2/U3 exit time; Break in electrical idle to transmission of LFPS			6	μs
t_{DIFF_DLY}	Differential propagation delay			150	ps
t_{PWRUP_ACTI} t_{VE}	Time from assertion of EN to device active and performing Rx.Detect on both ports			8	ms
$t_{TX_RISE_FAL}$ t_L	Transmitter rise/fall time		27		ps
$t_{RF_MISMATC}$ t_H	Transmitter rise/fall mismatch		.6		ps
t_{TX_DJ}	Transmitter residual deterministic jitter		0.05		UI




Figure 1. Idle Entry and Exit Latency










Figure 2. Power-Up Diagram


6.8 Typical Characteristics

$V_{CC} = 3.3V$, $25^{\circ}C$, 200 mVpp V_{ID} sine wave, $Z_O = 100 \Omega$, RGE package




Typical Characteristics (continued)

V_{CC} = 3.3V , 25°C, 200 mVpp V_{ID} sine wave, Z_O = 100 Ω, RGE package



Typical Characteristics (continued)

$V_{CC} = 3.3V$, $25^{\circ}C$, 200 mVpp V_{ID} sine wave, $Z_O = 100 \Omega$, RGE package




7 Detailed Description

7.1 Overview

The TUSB1002A is the industry's first, dual lane USB 3.2 x1 SuperSpeedPlus redriver. As signals traverse through a channel (like FR4 trace) the amplitude of the signal is attenuated. The attenuation varies depending on the frequency content of the signal. Depending the length of the channel this attenuation could be large enough resulting in signal integrity issues at a USB 3.2 receiver. By placing a TUSB1002A between USB3.2 host and device the attenuation effect of the channel can be eliminated or minimized. The result is a USB3.2 compatible eye at the devices receiver. With up to 16 receiver equalization settings, the TUSB1002A can support many different channel loss combinations. The TUSB1002A offers low power consumption on a single 3.3 V supply with its ultra low power architecture. It supports the USB3.2 low power modes which further reduces idle power consumption. The TUSB1002A settings are configured through pins. In addition to equalization adjustment, the TUSB1002A provides knobs for adjusting DC gain and voltage output linearity range.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 4-Level Control Inputs

The TUSB1002A has (MODE, CFG1, CFG2, CH1_EQ1, CH1_EQ2, CH2_EQ1, and CH2_EQ2) 4-level inputs pins that are used to control the equalization gain and the output voltage swing dynamic range. These 4-level inputs use a resistor divider to help set the 4 valid levels and provide a wider range of control settings. These resistors together with the external resistor connection combine to achieve the desired voltage level.

Table 1. 4-Level Control Pin Settings

LEVEL	SETTINGS
0	Option 1: Tie 1 kΩ 5% to GND. Option 2: Tie directly to GND.
R	Tie 20 kΩ 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie 1 kΩ 5% to V _{CC} . Option 2: Tie directly to V _{CC} .

NOTE

In order to conserve power, the TUSB1002A disables 4-level input's internal pull-up/pull-down resistors after the state of 4-level pins have been sampled on rising edge of EN. A change of state for any four level input pin is not applied to TUSB1002A until after EN pin transitions from low to high.

7.3.2 Linear Equalization

With a linear equalizer, the TUSB1002A can electrically shorten a particular channel allowing for longer run lengths.




Figure 16. Linear Equalizer

With a TUSB1002A, a longer trace can be made to have similar insertion loss as a shorter trace. For example, a long trace of X + Y inches can be made to have similar loss characteristics of a shorter trace of X inches.

The receiver equalization level for each channel is determined by the state of the CHx_EQ1 and CHx_EQ2 pins, where x = 1 or 2.

Table 2. EQ Configuration Options for 1200mV Linearity 0 dB DC Gain Setting

EQ SETTING #	CHx_EQ2 PIN LEVEL	CHx_EQ1 PIN LEVEL	EQ GAIN at 2.5GHz / 5 GHz (dB)
1	0	0	1.0 / 3.6
2	0	R	2.1 / 5.5
3	0	F	3.0 / 6.8
4	0	1	4.0 / 8.1
5	R	0	4.6 / 9.0
6	R	R	5.5 / 10.0
7	R	F	6.2 / 10.8
8	R	1	6.9 / 11.6
9	F	0	7.3 / 11.9
10	F	R	7.9 / 12.6
11	F	F	8.4 / 13.1
12	F	1	9.0 / 13.7
13	1	0	9.4 / 14.1
14	1	R	9.9 / 14.6
15	1	F	10.3 / 14.9
16	1	1	10.7 / 15.3

7.3.3 Adjustable VOD Linear Range and DC Gain

The CFG1 and CFG2 pins can be used to adjust the TUSB1002A output voltage swing linear range and receiver equalization DC gain. [Table 3](#) details the available options.

For best performance, the TUSB1002A should be operated within its defined VOD linearity range. The gain of the incoming VID should be kept to less than or equal to the TUSB1002A VOD linearity range setting. The can be determined by [Equation 1](#):

$$\text{VID at 5 GHz} = \text{VOD} \times (10^{-(Gv/20)})$$

where

- Gv = TUSB1002A Gain and VOD = TUSB100 VOD linearity setting. (1)

For example, for a VOD linearity range setting of 1200 mV, the maximum incoming VID signal at 5 GHz with a CHx_EQ[1:0] setting of 2 (5.5 dB) is $1200 \times (10^{-(5.5/20)}) = 637$ mVpp. The TUSB1002A can be operated outside its VOD linear range but jitter will be higher.

Table 3. VOD Linear Range and DC Gain

SETTING #	CFG1 PIN LEVEL	CFG2 PIN LEVEL	CH1 DC GAIN (dB)	CH2 DC GAIN (dB)	CH1 V _{OD} LINEAR RANGE (mVpp)	CH2 V _{OD} LINEAR RANGE (mVpp)
1	0	0	+1	0	900	900
2	0	R	0	+1	900	900
3	0	F	0	0	900	900
4	0	1	+1	+1	900	900
5	R	0	0	0	1000	1000
6	R	R	+1	0	1000	1000
7	R	F	0	-1	1000	1000
8	R	1	+2	+2	1000	1000
9	F	0	-1	-1	1200	1200
10	F	R	+2	+2	1200	1200
11	F	F	0	0	1200	1200
12	F	1	+1	+1	1200	1200
13	1	0	+2	0	1200	1200
14	1	R	0	+2	1200	1200
15	1	F	0	+1	1200	1200
16	1	1	+1	0	1200	1200

7.3.4 USB3.2 Dual Channel Operation (MODE = “F”)

The TUSB1002A in dual-channel operation waits for far-end terminations on both channels 1 and 2 before transitioning to fully active state (U0 mode). This mode of operation, defined as MODE pin = 'F', is the most common configuration for USB3.2 Source (DFP) and Sink (UFP) applications.

In a USB3.2 x2 application, two TUSB1002A redrivers are used: One on the config lane and the other on the non-config lane. The TUSB1002A on the non-config lane must be placed in basic redriver mode (MODE pin = "0"). The TUSB1002A on the config lane should be placed in USB3.2 dual channel operation (MODE pin = "F"). The expectation is the USB power delivery (PD) controller will hold both TUSB1002A in shutdown mode until a connection can be established. Upon establishing a connection, the USB PD controller will place each TUSB1002A into the appropriate mode.

7.3.5 USB3.2 Single Channel Operation (MODE = “1”)

In some applications, like Type-C USB3.2 active cables, only one of the two channels may be active. For this application, setting MODE pin = '1', enables single-channel operation. In this mode of operation, the TUSB1002A attempts far-end termination on both channels 1 and 2. The channel which has a far-end termination detected is enabled while the remaining channel is disabled. If far-end termination is detected on both channels, then TUSB1002A behaves in dual channel operation (both channels enabled).

7.3.6 PCIe/SATA/SATA Express Redriver Operation (MODE = “R”; CFG1 = "0"; CFG2 = "0")

The TUSB1002A can be used as a PCI Express (PCIe) Gen3, SATA Gen3, or SATA Express redriver. When TUSB1002A's MODE pin = "R", CFG1 pin = "0", and CFG2 pin = "0", the TUSB1002A enables both channels (upstream and downstream) receiver and transmitter paths upon detecting far-end termination on both TX1 and TX2. Both upstream and downstream paths remain enabled until EN pin is de-asserted low. All USB3.2 power management functionality is disabled in this mode. In this mode, the TUSB1002A is transparent to PCIe link power management (L0s, L1) and SATA interface power states. Once far-end termination is detected on both TX1 and TX2, the TUSB1002A power is at $P_{(U0_SSP_1200mV)}$ regardless of the PCIe or SATA power state. To save power during system S3/S4/S5 states it is suggested to de-assert the EN pin to conserve power.

NOTE

In this mode the linearity range will be fixed at 1200mVpp and DC gain to 0dB.

7.3.7 Basic Redriver Operation (MODE = “0”)

The TUSB1002A can be used as a basic redriver for non-USB3.2 x1 applications. When the TUSB1002A MODE pin = "0", the TUSB1002A enables both channels receiver and transmitter paths. The channel receiver and transmitter termination are both enabled. All USB3.2 power management functionality is disabled.

7.4 Device Functional Modes

7.4.1 Shutdown Mode

The Shutdown mode is entered when EN pin is low and VCC is active and stable. This mode is the lowest power state of the TUSB1002A. While in this mode, the TUSB1002A receiver terminations is disabled.

7.4.2 Disconnect Mode

Next to Shutdown Mode, the Disconnect mode is the lowest power state of the TUSB1002A. The TUSB1002A enters this mode when exiting Shutdown mode. In this state, the TUSB1002A periodically checks for far-end receiver termination on both SSTX1 and SSTX2. Upon detection of the far-end receiver's termination on both ports, the TUSB1002A transitions to a fully active mode called U0 mode.

7.5 U0 Mode

The U0 mode is the highest power state of the TUSB1002A. Anytime high-speed traffic (SuperSpeed or SuperSpeedPlus) is being received, the TUSB1002A remains in this mode. The TUSB1002A only exits this mode if electrical idle is detected on both SSRX1 and SSRX2. While in this mode, the TUSB1002A hs speed receivers and transmitters are powered and active.

7.6 U1 Mode

The U1 mode is the intermediate mode between U0 mode and U2/U3 mode. In U1 mode, the TUSB1002A receiver termination remains enabled and the TXP/N DC common mode is maintained.

7.7 U2/U3 Mode

Next to the disconnect mode, the U2/U3 mode is next lowest power state. While in this mode, the TUSB1002A periodically performs far-end receiver detection. Anytime the far-end receiver termination is not detected on either CH1 or CH2, the TUSB1002A leaves the U2/U3 mode and transition to the Disconnect mode. It also monitors the SSRX1 and SSRX2 for a valid LFPS. Upon detection of a valid LFPS, the TUSB1002A immediately transitions to the U0 mode.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TUSB1002A is a linear redriver designed specifically to compensation for ISI jitter caused by attenuation through a passive medium like traces and cables. Because the TUSB1002A has two independent channels, it can be optimized to correct ISI in both the upstream and downstream direction through 16 different equalization choices. Placing the TUSB1002A between a USB3.2 Host/device controller and a USB3.2 receptacle can correct signal integrity issues resulting in a more robust system.

8.2 Typical USB3.2 Application




Figure 17. TUSB1002A in USB3.2 x1 Host Application

8.2.1 Design Requirements

For this design example, use the parameters shown in Table 4.

Table 4. Design Parameters

PARAMETER	VALUE
VCC supply (3 V to 3.6 V)	3.3 V
Mode of Operation (Dual or Half Channel)	MODE = F (Floating) for USB3.2 Dual Channel
TX1, TX2, RX1 A/C coupling Capacitor (75 nF to 265 nF)	100 nF
RX2 A/C coupling Capacitor (297 nF to 363 nF)	Suggest 330 nF ±10%
RX2 pull-down resistors on USB receptacle side of AC capacitor (200K to 242K ohms)	220k
A to B FR4 Length (inches)	8
A to B FR4 Trace Width (mils)	4
C to D FR4 length (inches)	2
C to D FR4 Trace Width (mils)	4
DC Gain (-2, -1, 0, +1, +2)	0 dB (CFG[2:1] pins floating)
Linear Range (900 mV, 1000 mV, or 1200 mV)	1200 mV (CFG[2:1] pins floating)

8.2.2 Detailed Design Procedure

The TUSB1002A differential receivers and transmitters have internal BIAS and termination. For this reason, the TUSB1002A must be connected to the USB3.2 host and receptacle through external A/C coupling capacitors. In this example as depicted in Table 4, 100 nF capacitors are placed on TX2P and TX2N, RX1P and RX1N, and TX1P and TX1N. 330 nF A/C coupling capacitors along with 220k resistors are placed on the RX2P and RX2N. Inclusion of these 330nF capacitors and 220k resistors is optional but highly recommended. If not implemented, then RX2P/N should be DC-coupled to the USB receptacle.




Figure 18. Host Implementation Schematic

The USB3.2 Dual channel operation is used in this example. Mode pin should be left floating (unconnected) when using this mode.

The TUSB1002A compensates for channel loss in both the upstream (D to C) and downstream direction (A to B). This is done by configuring the CH1_EQ[2:1] and CH2_EQ[2:1] pins to the equalization setting that matches as close possible to the channel insertion loss. In this particular example, CH1_EQ[2:1] is for path A to B which is the channel between USB3.2 host and the TUSB1002A, and CH2_EQ[2:1] is for path C to D which is the channel between TUSB1002A and the USB3.2 receptacle.

The TUSB1002A supports 5 levels of DC gain that are selected by the CFG[2:1] pins. Typically, the DC gain should be set to 0 dB but may need to be adjusted to correct any one of the following conditions:

1. Input V_{ID} too high resulting in V_{OD} being greater than USB 3.1 defined swing. For this case, a negative DC gain should be used.
2. Input V_{ID} too low resulting in V_{OD} being less than USB 3.1 defined swing. For this case, a positive DC gain should be used.
3. Low frequency discontinuities in the channel resulting in DC component of the signal clipping the vertical eye mask. For this case, a positive DC gain should be used.

It is assumed in this example the incoming V_{ID} is at the nominal defined USB3.2 range and the channel is linear across frequency. The CFG1 and CFG2 pins can both be left floating if these assumptions are true.


In this particular example, the channel A-B has a trace length of 8 inches with a 4 mil trace width. This particular channel has about 0.83 dB per inch of insertion loss at 5 GHz. This equates to approximately 6.7 dB of loss for the entire 8 inches of trace. An additional 1.5 dB of loss is added due to package of the USB3.2 Host, TUSB1002A, and the A/C coupling capacitor. This brings the entire channel loss at 5 GHz to 6.7 dB + 1.5 dB = 8.2 dB. A typical USB 3.1 host/device will have around 3 dB of transmitter de-emphasis. Transmitter de-

emphasis pre-compensates for the loss of the output channel. With 3 dB of de-emphasis, the total equalization required by the TUSB1002A is in the 5.2 dB (8.2 dB - 3 dB) range. The channel A-B for this example is connected to TUSB1002A's RX1P/N input and therefore CH1_EQ[2:1] pins are used for adjusting TUSB1002A RX1P/N equalization settings. The CH1_EQ[2:1] pins should be set such that TUSB1002A equalization is between 5dB and 8dB.

The channel C-D has a trace length of 2 inches with a 4mil trace width. Assuming 0.83 dB per inch of insertion loss, the 2 inch trace will equate to about 1.66 dB of loss at 5 GHz. An additional 2dB of loss needs to be added due to package, A/C coupling capacitor, and the USB 3.1 receptacle. The total loss is around 3.66 dB. Because channel C-D includes a USB 3.1 receptacle, the actual total loss could be much greater than 3.66dB due to the fact that devices plugged into the receptacle will also have loss. The device plugged into receptacle will have either a short or long channel. USB3.2 standard defines total loss limit of 23dB that is distributed as 8.5 dB for Host, 8.5dB for device, and 6.0dB for cable. With variable channel of devices plugged into the USB3.2 receptacle, configuring TUSB1002A's RX2P/N equalization settings is not as straight forward as Channel A-B.

Engineer can not set TUSB1002A CH2_EQ[2:1] pins to the largest equalization setting to accommodate the largest allowed USB3.2 device/cable loss of 14.5 dB. Doing so will result in TUSB1002A operating outside its linear range when a device with short channel is plugged into the receptacle. For this reason, it is recommended to configure TUSB1002A CH2_EQ[2:1] pins to equalize a shorter device channel. This will result in requiring USB3.2 host to compensate for remaining channel loss for the worse case USB3.2 channel of 14.5 dB. The definition of a short device channel is not specified in USB 3.1 specification. Therefore, an engineer must make their own loss estimate of what constitutes a short device channel. For particular example, we will assume the short channel is around 2 to 3 dB. The device's channel loss will need to be added to estimated Channel C-D loss minus the typical 3db of de-emphasis. This means CH2_EQ[2:1] pins should be configured to handle a loss of 3 to 5 db.

8.2.3 Application Curves



Freq = 5 GHz

dB(SDD21) = -6.666

Figure 19. Insertion Loss for 8inch 4 mil FR4 Trace

8.3 Typical SATA, PCIe and SATA Express Application




Figure 20. SATA/PCIe/SATA Express Typical Application

8.3.1 Design Requirements

Table 5. Design Parameters

PARAMETER	VALUE
VCC supply (3 V to 3.6 V)	3.3 V
PCIe Support Required (Yes/No)	Yes
SATA Express Support Required (Yes/No)	Yes
SATA Support Required (Yes/No)	Yes, then ferrite beads (FB1 and FB2) and 49.9-ohm required. No, then ferrite bead (FB1 and FB2) and 49.9-ohm not required.
TX1, TX2, RX2 A/C coupling Capacitor (176 nF to 265 nF)	220 nF \pm 10%
RX1 A/C coupling Capacitor (297 nF to 363 nF)	Optional. But if implemented suggest 330 nF \pm 10%
A to B FR4 Length (inches)	8
A to B FR4 Trace Width (mils)	4
C to D FR4 length (inches)	2
C to D FR4 Trace Width (mils)	4
DC Gain (-2, -1, 0, +1, +2)	Not configurable when MODE = "R", CFG1 = "0", and CFG2 = "0". Will always default to 0 dB
Linear Range (900 mV, 1000 mV, or 1200 mV)	Not configurable when MODE = "R", CFG1 = "0", and CFG2 = "0". Will always default to 1200mV

8.3.2 Detailed Design Procedure

The MODE pin = "R", CFG1 = "0", and CFG2 = "0" will place the TUSB1002A into PCIe mode. In this mode, the TUSB1002A will have its DC gain fixed at 0dB and its linearity range fixed at 1200mV. The TUSB1002A will perform far-end receiver termination detection and enable both upstream and downstream paths when far-end termination is detected on both TX1 and TX2.

The AC coupling capacitor range defined for a SATA device is a lot smaller than the AC-coupling capacitor range defined for SATA Express and PCI Express (PCIe) as indicated by Figure 21. The AC-coupling capacitor range defined for SATA Express and PCI Express is within the same range as the AC-coupling capacitor range defined by USB 3.1. The TUSB1002A will be able to detect PCIe and SATA Express device's receiver termination. But the SATA 12nF (max) AC-coupling capacitor prevents TUSB1002A from detecting the SATA device receiver termination. To correct this problem, a ferrite bead along with 49.9 ohm resistor must be placed between C_{TX2} and miniCard/mSATA socket. These components can be isolated from the high-speed channel when PCIe or SATA Express is active by using an NFET as shown in Figure 22. The NFET should be enabled whenever a

SATA device is present. The ferrite bead chosen must present at least 600 ohms impedance at 100MHz so as to not impact high-speed signalling. It is recommended to use Murata BLM03AG601SN1 or BLM03HD601SN1D or a ferrite bead with similar characteristics from a different vendor. For applications which only require support for PCIe and SATA Express and do not need to support SATA, the ferrite beads and 49.9 ohm resistors are not needed.




Figure 21. AC-Coupling capacitor Implementation for SATA, SATA Express, and PCIe Devices

The TUSB1002A power is at $P_{(U0_SSP_1200mV)}$ when both its upstream and downstream paths are enabled. In order to save system power in system S3/S4/S5 states, it is suggested to control the TUSB1002A EN pin. Anytime the system enters a low power state (S3, S4, or S5), it is suggested to de-assert the EN pin. While EN pin is de-asserted, the TUSB1002A will consume $P_{(SHUTDOWN)}$. Assertion of this pin is necessary anytime the system exits a lower power state.

The TUSB1002A compensates for channel loss in both the upstream (C to D) and downstream direction (A to B). This is done by configuring the CH1_EQ[2:1] and CH2_EQ[2:1] pins to the equalization setting that matches as close possible to the channel insertion loss. In this particular example, CH2_EQ[2:1] is for path A to B which is the channel between PCIe/SATA/SATA Express host and the TUSB1002A, and CH1_EQ[2:1] is for path C to D which is the channel between TUSB1002A and the miniCard/mSATA socket.

In this particular example, the channel A-B has a trace length of 8 inches with a 4 mil trace width. This particular channel has about 0.83 dB per inch of insertion loss at 5 GHz. This equates to approximately 6.7 dB of loss for the entire 8 inches of trace as depicted in Figure 19. An additional 1.5 dB of loss is added due to package of the PCIe/SATA/SATA Express Host, TUSB1002A, and the A/C coupling capacitor. This brings the entire channel loss at 5 GHz to 6.7 dB + 1.5 dB = 8.2 dB. The channel A-B for this example is connected to TUSB1002A RX2P/N input and therefore CH2_EQ[2:1] pins are used for adjusting TUSB1002A RX2P/N equalization settings. The CH2_EQ[2:1] pins should be set such that TUSB1002A equalization is between 5dB and 8dB. A value closer to 5 dB maybe best if Host has transmitter de-emphasis.

A similar method should be used for the upstream path (C to D). In this particular example, C to D has a trace length of 2 inches with a 4-mil trace width. This equates to approximately 1.5 dB at 5 GHz. The SATA/SATA Express/PCIe device will have its own channel loss. This loss can be added to the C to D channel loss. For this example, we will assume a value of 5dB is acceptable to compensate for C to D channel loss as well as loss associated with the SATA/SATA Express/PCIe device. The CH1_EQ[2:1] pins should be set such that TUSB1002A equalization is 5dB.




Figure 22. Example SATA/PCIe/SATA Express Schematic

8.3.3 Application Curves




Figure 23. PCIe Gen1 TX Eye Diagram




Figure 24. PCIe Gen 3 TX Eye Diagram

9 Power Supply Recommendations

The TUSB1002A has two V_{CC} supply pins. It is recommended to place a 100 nF de-coupling capacitor near each of the V_{CC} pins. It is also recommended to have at least one bulk capacitor of at least 10 μ F on the V_{CC} plane near the TUSB1002A.

10 Layout

10.1 Layout Guidelines

- RXP/N and TXP/N pairs should be routed with controlled 90- Ω differential impedance ($\pm 15\%$).
- Keep away from other high speed signals.
- In USB3 applications maintaining polarity thru the TUSB1002A is not necessary. Therefore it is recommended to connect polarity in such a way that produces the best routing.
- Intra-pair routing should be kept to within 2 mils.
- Intra-pair length matching should be near the location of mismatch.
- Inter-pair length matching is not necessary.
- Each pair should be separated at least by 3 times the signal trace width.
- The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This minimizes any length mismatch causes by the bends; ad therefore, minimize the impact bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
- Keep traces on layers adjacent to ground plane.
- Do NOT route differential pairs over any plane split.
- When using thru-hole USB connectors, it is recommend to route differential pairs on bottom layer in order to minimize the stub created by the thru-hole connector.
- Adding Test points causes impedance discontinuity; and therefore, negatively impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

10.2 Layout Example

Example 4 layer PCB Stackup





Figure 25. Example Layout

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB1002AIRGER	PREVIEW	VQFN	RGE	24	3000	TBD	Call TI	Call TI	-40 to 85		
TUSB1002AIRGET	PREVIEW	VQFN	RGE	24	250	TBD	Call TI	Call TI	-40 to 85		
TUSB1002ARGER	PREVIEW	VQFN	RGE	24	3000	TBD	Call TI	Call TI	0 to 70		
TUSB1002ARGET	PREVIEW	VQFN	RGE	24	250	TBD	Call TI	Call TI	0 to 70		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RGE 24

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204104/H

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.