



Sample &

Buv







TS3DDR4000 SCDS356A-NOVEMBER 2014-REVISED MARCH 2015

### TS3DDR4000 12-bits 1:2 High Speed DDR2/DDR3/DDR4 Switch/Multiplexer

#### 1 Features

- Wide V<sub>DD</sub> Range: 2.375 V 3.6 V
- High Bandwidth: 5.6 GHz Typical (single-ended); 6.0 GHz Typical (differential)
- Low Switch On-Resistance ( $R_{ON}$ ): 8  $\Omega$  Typical
- Low Bit-to-Bit Skew: 3ps Typical; 6ps Max across All Channels
- Low Crosstalk: -34 dB Typical at 1067 MHz
- Low Operating Current: 40 µA Typical
- Low-Power Mode with Low Current Consumption: 2 µA Typical
- I<sub>OFF</sub> Protection Prevents Current Leakage in Powered Down State ( $V_{DD} = 0 V$ )
- Supports POD\_12, SSTL\_12, SSTL\_15 and SSTL\_18 Signaling
- **ESD** Performance:
  - 3-kV Human Body Model (A114B, Class II)
  - 1-kV Charged Device Model (C101)
- 8 mm x 3 mm 48-balls 0.65-mm Pitch ZBA Package

#### 2 Applications

- **NVDIMM Modules**
- Enterprise Data Systems and Servers
- Notebook/Desktop PCs
- General DDR3/DDR4 Signal Switching
- General High-Speed Signal Switching

#### 3 Description


The TS3DDR4000 is 1:2 or 2:1 high speed DDR2/DDR3/DDR4 switch that offers 12-bit wide bus switching. The A port can be switched to the B or C port for all bits simultaneously. Designed for operation in DDR2, DDR3 and DDR4 memory bus systems, the TS3DDR4000 uses a proprietary architecture that (single-ended delivers high bandwidth -3dB bandwidth at 5.6 GHz), low insertion loss at low frequency, and very low propagation delay. The TS3DDR4000 is 1.8 V logic compatible, and all switches are bi-directional for added design flexibility. The TS3DDR4000 also offers a low-power mode, in which all channels become high-Z and the device consumes minimal power.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TS3DDR4000	NFBGA (48)	8.00 mm x 3.00 mm			

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### 4 Application Diagram





### **Table of Contents**

1	Feat	ures 1									
2	Applications 1										
3	Description 1										
4	Арр	Application Diagram 1									
5		sion History 2									
6	Pin	Configuration and Functions 3									
7	Spe	cifications4									
	7.1	Absolute Maximum Ratings 4									
	7.2	ESD Ratings 4									
	7.3	Recommended Operating Conditions 4									
	7.4	Thermal Information 4									
	7.5	Static Electrical Characteristics5									
	7.6	Dynamic Electrical Characteristics									
	7.7	Typical Characteristics 7									
8	Para	meter Measurement Information									
9	Deta	iled Description 11									

	9.1	Overview	. 11
	9.2	Functional Block Diagram	. 11
	9.3	Feature Description	. 12
	9.4	Device Functional Modes	. 12
10	Арр	lication and Implementation	13
	10.1	Application Information	. 13
		Typical Application	
11		ver Supply Recommendations	
12	Lavo	out	15
		Layout Guidelines	
		Layout Example	
13	Devi	ice and Documentation Support	19
	13.1	Trademarks	
	13.2	Electrostatic Discharge Caution	. 19
	13.3	Glossary	. 19
14	Мес	hanical, Packaging, and Orderable	
	Infor	mation	19

### 5 Revision History


# Changes from Original (November 2014) to Revision A Page • Updated document to full version. 1

www.ti.com



#### TS3DDR4000 SCDS356A – NOVEMBER 2014 – REVISED MARCH 2015

### 6 Pin Configuration and Functions



#### **Pin Functions**

	PINS	ТҮРЕ	DESCRIPTION			
NAME	NO.	TIPE	DESCRIPTION			
VDD	C2, G2, K2	Power	Power supply			
GND	B2, D2, E2, F2, J2, L2	Ground	Ground			
A0-A11	A1-M1	I/O	Port A, signal 0-11			
B0-B11	A3-M3	I/O	Port B, signal 0-11			
C0-C11	A4-M4	I/O	Port C, signal 0-11			
SEL0	A2	I	Select control 0			
SEL1	M2	I	Select control 1			
/EN	H2	I	Enable			

### 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
$V_{DD}$	Voltage range on V <sub>DD</sub>	-0.3	5.5	V
V <sub>IN</sub>	Control input voltage range: SEL0, SEL1, and /EN	-0.3	5.5	V
V <sub>I/O</sub>	Analog voltage range: A0-A11, B0-B11, and C0-C11	-0.3	3.6	V
T <sub>A</sub>	Operating ambient temperature range	-40	85	°C
T <sub>stg</sub>	Storage temperature range	-65	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

				VALUE	UNIT
		Electrostatic	Charge device model (CDM) <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	discharge	Human body model (HBM) on all pins <sup>(2)</sup>	±3000	V	

(1) Tested in accordance with JEDEC Standard 22, Test Method C101

(2) Tested in accordance with JEDEC Standard 22, Test Method A114

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{\text{DD}}$	Voltage range on V <sub>DD</sub>	2.375	3.6	V
V <sub>I/O</sub>	Analog voltage range: A0-A11, B0-B11, and C0-C11	0	3.3	V
VIH	High-level control input voltage threshold (/EN, SEL1m and SEL2)	1.4	V <sub>DD</sub>	V
VIL	Low-level control input voltage threshold (/EN, SEL1m and SEL2)	0	0.5	V
T <sub>A</sub>	Operating ambient temperature range	-40	85	°C

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	TS3DDR4000	
		BGA (48)	UNIT
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	92.6	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	33.4	
$R_{ extsf{ heta}JB}$	Junction-to-board thermal resistance	56.2	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.3	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	54.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report .



### 7.5 Static Electrical Characteristics

Unless otherwise noted the specification applies over the V<sub>DD</sub> range and operation junction temp of  $-40^{\circ}C \le T_J \le 85^{\circ}C$ . Typical values are for V<sub>DD</sub> = 3.3 V and T<sub>J</sub> = 25°C.

	PARAMETER		TEST CONDITION	MIN	ТҮР	MAX	UNIT
Pc				_	8.3	11.2	Ω
R <sub>ON</sub>	On-state resistance	Port A to C	$V_{DD} = 2.375 \text{ V}, V_{I/O} = 1.2 \text{ V},$ $I_{I/O} = 10\text{mA}$	_	8.3	11.2	Ω
D	Ron On-state resistance flatness for			-	0.6	-	Ω
R <sub>ON</sub> (FLAT)	all I/Os	Port A to C	$V_{DD} = 2.375 \text{ V}, V_{I/O} = 1.2 \text{ V}, I_{I/O} = 10 \text{ mA}$	_	0.6	-	Ω
	On state resistance metab	Port A to B		-	0.2	1.0	Ω
$\Delta R_{ON}$	On-state resistance match between channels	Port A to C	$V_{DD} = 2.375 \text{ V}, V_{I/O} = 1.2 \text{ V}, I_{I/O} = 10 \text{ mA}$	_	0.2	1.0	Ω
		EN	V <sub>DD</sub> = 3.6 V, V <sub>/EN</sub> = 1.4 V	-	-	±1	μA
		EIN	$V_{DD} = 2.375 \text{ V}, V_{/EN} = 3.3 \text{ V}$	-	-	±1	μA
	Control input high leakage	SEL1	V <sub>DD</sub> = 3.6 V, V <sub>SEL1</sub> = 1.4 V	-	-	±1	μA
I <sub>IH</sub>	current	SLLI	$V_{DD}$ = 2.375 V, $V_{SEL1}$ = 3.3 V	-	_	±1	μA
		SEL2	V <sub>DD</sub> = 3.6 V, V <sub>SEL2</sub> = 1.4 V	-	_	±1	μΑ
		JLL2	$V_{DD}$ = 2.375 V, $V_{SEL2}$ = 3.3 V	_	_	±1	μA
I <sub>IL</sub>		EN	$V_{DD} = 3.6 \text{ V}, V_{/EN} = 0 \text{ V}$	-	_	±0.5	μΑ
	Control input low leakage current	SEL1	V <sub>DD</sub> = 3.6 V, V <sub>SEL1</sub> = 0 V	_	_	±0.5	μA
		SEL2	V <sub>DD</sub> = 3.6 V, V <sub>SEL2</sub> = 0 V	_	_	±0.5	μA
		EN	$V_{DD}$ = 0 V, $V_{/EN}$ = 0 V, $V_{I/O}$ = 0 V to 3.3 V	-	_	±5	μA
			$V_{DD}$ = 0 V, $V_{/\!/EN}$ = 3.6 V, $V_{I/O}$ = 0 V to 3.3 V	-	_	±5	μA
l	Leakage under power off	SEL1	$V_{DD}$ = 0 V, $V_{SEL1}$ = 0 V, $V_{I/O}$ = 0 V to 3.3 V	-	_	±5	μA
IOFF	condition for all I/Os	JLLI	$V_{DD}$ = 0 V, $V_{SEL1}$ = 3.6 V, $V_{I/O}$ = 0 V to 3.3 V	_	_	±5	μA
		SEL2	$V_{DD}$ = 0 V, $V_{SEL2}$ = 0 V, $V_{I/O}$ = 0 V to 3.3 V	-	-	±5	μA
		OLLZ	$V_{DD}$ = 0 V, $V_{SEL2}$ = 3.6 V, $V_{I/O}$ = 0 V to 3.3 V	-	_	±5	μA
			$V_{\text{DD}}$ = 3.6 V,I_{\text{I/O}} = 0 A, /EN = 0 V, V_{\text{SEL1}} = $V_{\text{SEL2}}$ = 0 V	-	28	35	μA
			$V_{DD} = 3.6 \text{ V}, I_{I/O} = 0 \text{ A}, /EN = 0 \text{ V}, V_{SEL1} = V_{SEL2} = 1.8 \text{ V}$	-	40	48	μA
I <sub>DD</sub>	V <sub>DD</sub> supply current		$V_{DD}$ = 3.6 V,I_{I/O} = 0 A, /EN = 0 V, $V_{SEL1}$ = 0 V, $V_{SEL2}$ = 1.8 V		40	44	μA
			$V_{DD}$ = 3.6 V,I <sub>I/O</sub> = 0 A, /EN = 0 V, V <sub>SEL1</sub> = 1.8 V, V <sub>SEL2</sub> = 0 V	-	40	44	μA
I <sub>DD, PD</sub>	V <sub>DD</sub> supply current in power-down	mode	V <sub>DD</sub> = 3.6 V,I <sub>I/O</sub> = 0 A, /EN = 1.8 V	_	2	5	μA

SCDS356A-NOVEMBER 2014-REVISED MARCH 2015

ÈXAS

STRUMENTS

www.ti.com

#### 7.6 Dynamic Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)


	PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT	
		EN to B	$V_{DD} = 2.375 \text{ V}, \text{ R}_{L} = 50 \Omega, \text{ V}_{An} = 3.3 \text{ V}, $ $V_{/EN} = 1.8 \text{ V} \rightarrow 0 \text{ V}, \text{ V}_{SEL1} = \text{ V}_{SEL2} = 0 $ V (See Figure 12)	_	65	140	μs	
t <sub>ON</sub>	Switch turn-on time	EN to C	$V_{DD}$ = 2.375 V, R <sub>L</sub> = 50 Ω, V <sub>An</sub> = 3.3 V, V <sub>/EN</sub> = 1.8 V→ 0 V, V <sub>SEL1</sub> = V <sub>SEL2</sub> = 1.8 V (See Figure 12)	_	65	140	μs	
t <sub>SWITCH</sub>	Switching time between channels for all I/Os	SEL to B	$V_{DD} = 2.375 \text{ V}, V_{/EN} = 0 \text{ V}, R_L = 50 \Omega, V_{An} = 3.3 \text{ V},$ (See Figure 13)	_	65	_	ns	
		SEL to C		-	50	-	ns	
	Propagation doloy	Port A to B	V <sub>DD</sub> = 2.375 V, (See Figure 14)	-	85	-	ps	
t <sub>PD</sub>	Propagation delay	Port A to C	V <sub>DD</sub> = 2.375 V, (See Figure 14)	-	85	-	ps	
t <sub>skew</sub> (1)	Singe-ended skew between	B0 to B11	$V_{DD}$ = 2.375 V, from any output to any	-	3	8	ps	
SKEW	channels	C0 to C11 other output			3	6	ps	
C <sub>IN</sub>	Control input capacitance	EN	$f = 1 MHz, V_{IN} = 0 V$	-	6	-	pF	
		SEL1	$f = 1 MHz, V_{IN} = 0 V$	-	6	-	pF	
		SEL2	$f = 1 MHz, V_{IN} = 0 V$	-	6	-	pF	
C <sub>OFF</sub>	Switch off capacitance	Port A to B	f = 1067 MHz, $V_{I/O}$ = 0 V, $V_{SEL1}$ = $V_{SEL2}$ = 1.8V	-	0.5	-	pF	
		Port A to C	f = 1067 MHz, $V_{I/O}$ = 0 V, $V_{SEL1}$ = $V_{SEL2}$ = 0 V	-	0.5	-	pF	
C <sub>ON</sub>	Switch on capacitance	Port A to B	f = 1067 MHz, $V_{I/O}$ = 1.2 V, $V_{SEL1}$ = $V_{SEL2}$ = 0V	-	1.0	-	pF	
		Port A to C	f = 1067 MHz, $V_{I/O}$ = 1.2 V, $V_{SEL1}$ = $V_{SEL2}$ = 1.8V	-	1.0	-	pF	
X <sub>TALK</sub>	Crosstalk between channels	B0 to B11	f = 1067 MHz, $V_{SEL1} = V_{SEL2} = 0$ V, R <sub>L</sub> = 50 Ω	-	-34	-	dB	
		C0 to C11	$      f = 1067 \text{ MHz},  \text{V}_{\text{SEL1}} = \text{V}_{\text{SEL2}} = 1.8 \text{ V}, \\ \text{R}_{\text{L}} = 50  \Omega $	-	-31	-	dB	
O <sub>ISO</sub>	Off-isolation	Port A to B	f = 1067 MHz, $V_{SEL1} = V_{SEL2} = 1.8$ V, R <sub>L</sub> = 50 Ω	-	-21	-	dB	
	-	Port A to C	f = 1067 MHz, $V_{SEL1} = V_{SEL2} = 0$ V, R <sub>L</sub> = 50 Ω	-	-21	-	dB	
L	Insertion loss (channel on)	Port A to B	$f = DC, R_L = 50 \Omega$	-	-0.75	-1	dB	
		Port A to C	$f = DC, R_L = 50 \Omega$	-	-0.75	-1	dB	
BW <sub>SE</sub>	-3 dB bandwidth (Single-ended)	Port A to B	R <sub>L</sub> = 50 Ω	-	5.6	-	GHz	
D112E	o up banawidar (olingie-ended)	Port A to C $R_L = 50 \Omega$		-	5.6	-	GHZ	
BW <sub>DIFF</sub>	-3 dB bandwidth (Differential)	Port A to B $R_1 = 100 \Omega$		-	6	-	GHz	
DIFF	o de banamatri (Emororital)	Port A to C		-	6	-	51.12	

(1) Verified by design.

6



#### 7.7 Typical Characteristics




#### TS3DDR4000

SCDS356A-NOVEMBER 2014-REVISED MARCH 2015



www.ti.com

#### **Typical Characteristics (continued)**





#### 8 Parameter Measurement Information




Figure 12. Switch Turn-on Time (toN) Measurement





Figure 14. Propagation Delay (t<sub>PD</sub>) Measurement



#### Figure 13. Switch Switching Time (t<sub>SWITCH</sub>) Measurement





Figure 15. Crosstalk Measurement

#### TS3DDR4000 SCDS356A-NOVEMBER 2014-REVISED MARCH 2015



www.ti.com



### 9 Detailed Description

#### 9.1 Overview

The TS3DDR4000 is 1:2 or 2:1 high speed DDR2/DDR3/DDR4 switch that offers 12-bit wide bus switching. The A port can be routed to the B or C port for all bits simultaneously. Designed for operation in DDR2, DDR3 and DDR4 memory bus systems that support POD\_12, SSTL\_12, SSTL\_135, SSTL\_15, or SSTL\_18 signaling, the TS3DDR4000 uses a proprietary architecture that delivers high bandwidth (differential -3dB bandwidth of up to 6.0 GHz), and very low propagation delay and skew across all channels. The TS3DDR4000 is 1.8 V logic compatible, and all switches are bi-directional for added design flexibility. The TS3DDR4000 also offers a low-power mode, in which all channels become high-Z and the device operates with minimal power.

#### 9.2 Functional Block Diagram

The following diagram (Figure 18) represents the switch function block diagram of the TS3DDR4000. Port A (A0-A11) can be routed to either port B (B0-B11) or port C (C0-C11) by configuring the SEL1 and SEL2 pins. The EN pin can be toggled high to put the device into the low-power mode with minimal power consumption.




Figure 18. TS3DDR4000 Switch Function Block Diagram

TS3DDR4000

SCDS356A-NOVEMBER 2014-REVISED MARCH 2015



#### 9.3 Feature Description

- I<sub>OFF</sub> Protection: When no power is provided to the device (V<sub>CC</sub> = 0 V), the TS3DDR4000 prevents any I/O signals from back-powering the device. The leakage current is tightly controlled under such condition (refer to the I<sub>OFF</sub> in the Specifications section) so it does not cause any system issues.
- Low-power mode: The EN pin can be driven high to make the TS3DDR4000 enter the low-power mode. When in low power mode, all channels are isolated and the device consumes less than 5 μA of current.

#### 9.4 Device Functional Modes

When  $\overline{\text{EN}}$  pin is driven high, the TS3DDR4000 enters into the power-down mode, in which all channels are isolated and the device consumes less than 5 µA of current. When  $\overline{\text{EN}}$  pin is driven low, the A port is routed to either B port or C port depending on the configuration of SEL0 and SEL1 signals. The B and C port can also be partially turned on when SEL0 and SEL1 are not both high or both low. Refer to Table 1 for the control logic details.

(		S	FUNCTION				
EN	SEL0	SEL1	FUNCTION				
Н	Х	Х	Power -down mode. All channels off (isolated)				
1		1	Port A to port B ON				
L	L	L	Port A to port C OFF (isolated)				
			A [0,1,4,5,8,9] ↔ B [0,1,4,5,8,9]				
L	L	н	A [2,3,6,7,10,11] ↔ C [2,3,6,7,10,11]				
			All other channels OFF (isolated)				
			A [2,3,6,7,10,11] ↔ B [2,3,6,7,10,11]				
L	н	L	A [0,1,4,5,8,9] ↔ C [0,1,4,5,8,9]				
			All other channels OFF (isolated)				
I	н	н	Port A to port B OFF (isolated)				
L	Н	П	Port A to port C ON				

 Table 1. Logic Control Table



#### 10 Application and Implementation

#### **10.1** Application Information

The TS3DDR4000 is a high-speed switch targeted for DDR memory applications that require 1:2 or 2:1 switching. The following sections describe two application scenarios that are widely used. In addition to memory applications, the TS3DDR4000 can also be used for generic high-speed switching that requires high bandwidth and minimal signal degradation.

#### **10.2 Typical Application**

#### 10.2.1 Non-Volatile Dual In-line Memory Module (NVDIMM) application




Figure 19. TS3DDR4000 Used In NVDIMM Application

#### 10.2.1.1 Design Requirements

The TS3DDR4000 can be used in the NVDIMM application to provide server systems reliable data backups when the system encounters power-failure conditions. Figure 19 depicts a typical NVDIMM design utilizing the TS3DDR4000.

In normal system operation, the TS3DDR4000 routes the DDR signals between the system and the DRAM for normal data access. When the system encounters power failure, the charge stored in the battery or the super capacitor is used to power the NVDIMM controller, which configures the TS3DDR4000 to save the data from DRAM into the NAND Flash. The NAND Flash is non-volatile in nature, so the data stored internally stays intact even when the power goes away eventually. When the system power comes back on, the NVDIMM controller can re-route the data from the NAND Flash through the TS3DDR4000 back into the DRAM and can subsequently re-start the normal system operation.

#### 10.2.1.2 Detailed Design Procedure

The battery or the super capacitor needs to be designed to have enough capacity to maintain the power long enough for the backup procedure to be completed. At a backup speed of 128 MB/sec, it takes about 10 seconds per 1 GB to either backup or restore the data. Typically a super capacitor is preferred for its longer life of operation. The super capacitor is usually a separate module and is connected to the NVDIMM via a cable.

NVDIMMs require support from the system motherboard. When plugged in, the BIOS must recognize the NVDIMMs. Manufacturers who control the BIOS and MRC (memory reference code) can make the necessary code changes to implement NVDIMMs into their servers.

Copyright © 2014–2015, Texas Instruments Incorporated

### Typical Application (continued)

#### 10.2.2 Load Isolation Application




Figure 20. TS3DDR4000 Used In Load Isolation Application

#### 10.2.2.1 Design Requirements

In recent years, the size of Solid-State-Drives (SSDs) has increased rapidly, making it necessary to increase the number of flash memory devices in each drive. The flash memory devices sometimes share the same control and data channel to communicate with the controller. This causes increased loading to each communication channel as the number of flash memory devices increases. To meet the performance requirement of an SSD, the ability to isolate the loading becomes necessary.

#### 10.2.2.2 Detailed Design Procedure

Submit Documentation Feedback

14

As depicted in Figure 20, the TS3DDR4000 can be used for load isolation purpose. Flash memory bank #1 and #2 can share the same communication channel to the flash controller without increasing the loading to each other. While the TS3DDR4000 is enabled for one channel, the other channel is fully isolated. The off-isolation specification is about –21 dB at 1067 MHz, as described in the *Specifications* section.

#### **11** Power Supply Recommendations

 $V_{DD}$  should be in the range of 2.375 V to 3.6 V. A 0.1  $\mu$ F or higher decoupling capacitors placed as closed to the BGA pad as possible is recommended. There are no power sequence requirements for the TS3DDR4000.



### 12 Layout

www.ti.com

#### 12.1 Layout Guidelines

Standard layout technique for 0.5 mm pitch BGA package shall be employed. The following commonly-used printed-circuit-board (PCB) layout guidelines are recommended:

• Use Non-Solder-Mask-Defined (NSMD), rather than Solder-Mask-Defined (SMD) pads for the BGA solder balls to adhere if possible. For most applications, the NSMD pads provide more flexibility, fewer stress.




Figure 21. Solder-Mask-Defined (SMD) and Non-Solder-Mask-Defined (NSMD) Pads

- If NSMD pads are used, enough openings should be available for traces to be routed in between the solder
  pads with enough clearance. The following rules provides a good reference to layout the PCB:
  - Pad Pitch (A): 500 μm (~20 mils)
  - Pad Size (B): 250 µm (~10 mils)
  - Mask Shape: Round
  - Mask Opening (C): 50 μm around pad (350 μm anti-pad for the 250 mm pad)
  - Mask Web (D): 150 μm
  - Trace Allowed Between: Yes 3.2 mil trace maximum
  - Trace Width (E): 82 μm (~3.2 mil)
  - Pad to Trace Clearance (E): 82 µm (~3.2 mil)



#### Layout Guidelines (continued)




Figure 22. PCB Trace Example 1

- If a via is needed to go down to different layers, the following general rules can be used as a reference:
  - Pad Pitch: 500 µm
  - Pad Size: 250 µm (~10mils)
  - Via pad size (A): 254 μm
  - Pad to Via clearance (B): 72 μm
  - Pad to Via
  - Trace (C): 82 μm wide (~3.2 mil); 354 μm pad center to pad center
  - Via drill size (D): 127 μm (5 mil)



#### Layout Guidelines (continued)




Figure 23. PCB Trace Example 2

- One trace can generally be routed between two solder pads of a 0.5 mm pitch BGA. This allows the outer two
  rows of solder pads to be routed on the same top/bottom layer. The TS3DDR4000 has 4 rows, and thus no
  VIAs is generally required to route all the inner balls out.
- Generally high-speed signal layout guidelines:
  - To minimize the effects of crosstalk on adjacent traces, keep the traces at least two times the trace width apart.
  - Separate high-speed signals from low-speed signals and digital from analog signals.
  - Avoid right-angle bends in a trace and try to route them at least with two 45° corners.
  - The high-speed differential signal traces should be routed parallel to each other as much as possible. The traces are recommended to be symmetrical.
  - A solid ground plane should be placed next to the high-speed signal layer. This also provides an excellent low-inductance path for the return current flow.



#### 12.2 Layout Example




Figure 24. TS3DDR4000 Layout Example



### **13** Device and Documentation Support

#### 13.1 Trademarks

All trademarks are the property of their respective owners.

#### **13.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



27-Mar-2015

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS3DDR4000ZBAR	ACTIVE	NFBGA	ZBA	48	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	DDR4000	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

27-Mar-2015


### **ZBA0048A**



### **PACKAGE OUTLINE**

### NFBGA - 1.2 mm max height

BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
- 4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.




### **ZBA0048A**

## **EXAMPLE BOARD LAYOUT**

### NFBGA - 1.2 mm max height

BALL GRID ARRAY



NOTES: (continued)

5. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments Literature number SPRAA99 (www.ti.com/lit/spraa99).




### **ZBA0048A**

### **EXAMPLE STENCIL DESIGN**

### NFBGA - 1.2 mm max height

BALL GRID ARRAY



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated