



4.5-V to 14.5-V Input, 6-A Synchronous Buck, Integrated Power Solution


 Check for Samples: [TPS84621](#)

FEATURES

- Complete Integrated Power Solution Allows Small Footprint, Low-Profile Design
- Efficiencies Up To 96%
- Wide-Output Voltage Adjust 0.6 V to 5.5 V, with 1% Reference Accuracy
- Optional Split Power Rail allows input voltage down to 1.6 V
- Adjustable Switching Frequency (250 kHz to 780 kHz)
- Synchronizes to an External Clock
- Adjustable Slow-Start
- Output Voltage Sequencing / Tracking
- Power Good Output
- Programmable Undervoltage Lockout (UVLO)
- Output Overcurrent Protection (Hiccup Mode)
- Over-Temperature Protection
- Pre-bias Output Start-up
- Operating Temperature Range: -40°C to 85°C
- Enhanced Thermal Performance: 13°C/W
- Meets EN55022 Class B Emissions
- For Design Help Including SwitcherPro™ visit <http://www.ti.com/TPS84621>

APPLICATIONS

- Broadband & Communications Infrastructure
- Automated Test and Medical Equipment
- Compact PCI / PCI Express / PXI Express
- DSP and FPGA Point of Load Applications
- High Density Distributed Power Systems




DESCRIPTION

The TPS84621RUQ is an easy-to-use integrated power solution that combines a 6-A DC/DC converter with power MOSFETs, an inductor, and passives into a low profile, BQFN package. This total power solution allows as few as 3 external components and eliminates the loop compensation and magnetics part selection process.

The $9 \times 15 \times 2.8\text{ mm}$ BQFN package is easy to solder onto a printed circuit board and allows a compact point-of-load design with greater than 90% efficiency and excellent power dissipation with a thermal impedance of 13°C/W junction to ambient. The device delivers the full 6-A rated output current at 85°C ambient temperature without airflow.

The TPS84621 offers the flexibility and the feature-set of a discrete point-of-load design and is ideal for powering performance DSPs and FPGAs. Advanced packaging technology afford a robust and reliable power solution compatible with standard QFN mounting and testing techniques.

SIMPLIFIED APPLICATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SwitcherPro is a trademark of Texas Instruments.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating temperature range (unless otherwise noted)		VALUE	UNIT
Input Voltage	VIN	-0.3 to 16	V
	PVIN	-0.3 to 16	V
	INH/UVLO	-0.3 to 6	V
	VADJ	-0.3 to 3	V
	PWRGD	-0.3 to 6	V
	SS/TR	-0.3 to 3	V
	STSEL	-0.3 to 3	V
	RT/CLK	-0.3 to 6	V
Output Voltage	PH	-1 to 20	V
	PH 10ns Transient	-3 to 20	V
V _{DIFF} (GND to exposed thermal pad)		-0.2 to 0.2	V
Source Current	RT/CLK	±100	µA
	PH	Current Limit	A
Sink Current	PH	Current Limit	A
	PVIN	Current Limit	A
	PWRGD	-0.1 to 5	mA
Operating Junction Temperature		-40 to 125 ⁽²⁾	°C
Storage Temperature		-65 to 150	°C
Mechanical Shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted	1500	G
Mechanical Vibration	Mil-STD-883D, Method 2007.2, 20-2000Hz	20	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) See the temperature derating curves in the Typical Characteristics section for thermal information.

PACKAGE SPECIFICATIONS

TPS84621		UNIT
Weight		1.26 grams
Flammability	Meets UL 94 V-O	
MTBF Calculated reliability	Per Bellcore TR-332, 50% stress, T _A = 40°C, ground benign	33.9 Mhrs

ELECTRICAL CHARACTERISTICS

Over -40°C to 85°C free-air temperature, $\text{PVIN} = \text{VIN} = 12\text{ V}$, $\text{V}_{\text{OUT}} = 1.8\text{ V}$, $\text{I}_{\text{OUT}} = 6\text{ A}$,

 $\text{C}_{\text{IN1}} = 2 \times 22\text{ }\mu\text{F}$ ceramic, $\text{C}_{\text{IN2}} = 68\text{ }\mu\text{F}$ poly-tantalum, $\text{C}_{\text{OUT1}} = 4 \times 47\text{ }\mu\text{F}$ ceramic (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I_{OUT}	Output current	$\text{T}_A = 85^{\circ}\text{C}$, natural convection	0		6	A	
VIN	Input bias voltage range	Over I_{OUT} range	4.5		14.5	V	
PVIN	Input switching voltage range	Over I_{OUT} range	1.6 ⁽¹⁾		14.5 ⁽²⁾	V	
UVLO	VIN Undervoltage lockout	VIN = increasing		4.0	4.5	V	
		VIN = decreasing	3.5	3.85			
$\text{V}_{\text{OUT(adj)}}$	Output voltage adjust range	Over I_{OUT} range	0.6 ⁽²⁾		5.5	V	
V_{OUT}	Set-point voltage tolerance	$\text{T}_A = 25^{\circ}\text{C}$, $\text{I}_{\text{OUT}} = 0\text{ A}$			$\pm 1.0\%$ ⁽³⁾		
	Temperature variation	$-40^{\circ}\text{C} \leq \text{T}_A \leq +85^{\circ}\text{C}$, $\text{I}_{\text{OUT}} = 0\text{ A}$		$\pm 0.3\%$			
	Line regulation	Over PVIN range, $\text{T}_A = 25^{\circ}\text{C}$, $\text{I}_{\text{OUT}} = 0\text{ A}$		$\pm 0.1\%$			
	Load regulation	Over I_{OUT} range, $\text{T}_A = 25^{\circ}\text{C}$		$\pm 0.1\%$			
	Total output voltage variation	Includes set-point, line, load, and temperature variation				$\pm 1.5\%$ ⁽³⁾	
η	Efficiency	PVIN = VIN = 12 V $\text{I}_O = 2\text{ A}$	$\text{V}_{\text{OUT}} = 5\text{ V}$, $f_{\text{SW}} = 780\text{ kHz}$		92 %		
			$\text{V}_{\text{OUT}} = 3.3\text{ V}$, $f_{\text{SW}} = 630\text{ kHz}$		91 %		
			$\text{V}_{\text{OUT}} = 2.5\text{ V}$, $f_{\text{SW}} = 530\text{ kHz}$		89 %		
			$\text{V}_{\text{OUT}} = 1.8\text{ V}$, $f_{\text{SW}} = 480\text{ kHz}$		88 %		
			$\text{V}_{\text{OUT}} = 1.2\text{ V}$, $f_{\text{SW}} = 480\text{ kHz}$		85 %		
			$\text{V}_{\text{OUT}} = 0.8\text{ V}$, $f_{\text{SW}} = 480\text{ kHz}$		80 %		
		PVIN = VIN = 5 V $\text{I}_O = 2\text{ A}$	$\text{V}_{\text{OUT}} = 3.3\text{ V}$, $f_{\text{SW}} = 630\text{ kHz}$		95 %		
			$\text{V}_{\text{OUT}} = 2.5\text{ V}$, $f_{\text{SW}} = 530\text{ kHz}$		93 %		
			$\text{V}_{\text{OUT}} = 1.8\text{ V}$, $f_{\text{SW}} = 480\text{ kHz}$		91 %		
			$\text{V}_{\text{OUT}} = 1.2\text{ V}$, $f_{\text{SW}} = 480\text{ kHz}$		89 %		
		$\text{V}_{\text{OUT}} = 0.8\text{ V}$, $f_{\text{SW}} = 480\text{ kHz}$		85 %			
		$\text{V}_{\text{OUT}} = 0.6\text{ V}$, $f_{\text{SW}} = 250\text{ kHz}$		83 %			
	Output voltage ripple	20 MHz bandwidth		30		mV _{PP}	
I_{LIM}	Overcurrent threshold			11		A	
Transient response	1.0 A/ μs load step from 50 to 100% $\text{I}_{\text{OUT(max)}}$	Recovery time		80		μs	
		V_{OUT} over/undershoot		60		mV	
$\text{V}_{\text{INH-H}}$	Inhibit Control	Inhibit High Voltage	1.30		Open ⁽⁴⁾	V	
$\text{V}_{\text{INH-L}}$		Inhibit Low Voltage	-0.3		1.05		
	INH Input current	INH < 1.1 V		-1.15		μA	
	INH Hysteresis current	INH > 1.26 V		-3.4		μA	
$\text{I}_{\text{I(stby)}}$	Input standby current	INH pin to AGND		2	4	μA	
Power Good	PWRGD Thresholds	V_{OUT} rising	Good		94%		
			Fault		109%		
		V_{OUT} falling	Fault		91%		
			Good		106%		
	PWRGD Low Voltage	$\text{I(PWRGD)} = 2\text{ mA}$			0.3	V	
f_{SW}	Switching frequency	Over VIN and I_{OUT} ranges, RT/CLK pin OPEN	200	250	300	kHz	
f_{CLK}	Synchronization frequency		250		780	kHz	
$\text{V}_{\text{CLK-H}}$	CLK High-Level Threshold	CLK Control		2.0	5.5	V	
$\text{V}_{\text{CLK-L}}$	CLK Low-Level Threshold				0.8	V	
D_{CLK}	CLK Duty cycle			20%	80%		
	Thermal Shutdown		Thermal shutdown	160	175		$^{\circ}\text{C}$
		Thermal shutdown hysteresis		10		$^{\circ}\text{C}$	

(1) The minimum PVIN voltage is 1.6V or ($\text{V}_{\text{OUT}} + 0.9\text{ V}$), whichever is greater. VIN must be greater than 4.5V.

(2) The maximum PVIN voltage is 14.5V or ($15 \times \text{V}_{\text{OUT}}$), whichever is less.

(3) The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance will be affected by the tolerance of the external R_{SET} resistor.

(4) This control pin has an internal pullup. If this pin is left open circuit, the device operates when input power is applied. A small low-leakage MOSFET is recommended for control. See the application section for further guidance.

ELECTRICAL CHARACTERISTICS (continued)


Over -40°C to 85°C free-air temperature, $P_{VIN} = V_{IN} = 12\text{ V}$, $V_{OUT} = 1.8\text{ V}$, $I_{OUT} = 6\text{ A}$,
 $C_{IN1} = 2 \times 22\text{ }\mu\text{F}$ ceramic, $C_{IN2} = 68\text{ }\mu\text{F}$ poly-tantalum, $C_{OUT1} = 4 \times 47\text{ }\mu\text{F}$ ceramic (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_{IN} External input capacitance	Ceramic	44 ⁽⁵⁾			μF
	Non-ceramic	68 ⁽⁵⁾			
C_{OUT} External output capacitance	Ceramic	47 ⁽⁶⁾	200	1500	μF
	Non-ceramic		220 ⁽⁶⁾	5000	
	Equivalent series resistance (ESR)				35

- (5) A minimum of $100\mu\text{F}$ of polymer tantalum and/or ceramic external capacitance is required across the input (V_{IN} and P_{VIN} connected) for proper operation. Locate the capacitor close to the device. See Table 4 for more details. When operating with split V_{IN} and P_{VIN} rails, place $4.7\mu\text{F}$ of ceramic capacitance directly at the V_{IN} pin.
- (6) The amount of required output capacitance varies depending on the output voltage (see Table 3). The amount of required capacitance must include at least $1 \times 47\mu\text{F}$ ceramic capacitor. Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients. See Table 3 and Table 4 more details.

DEVICE INFORMATION

FUNCTIONAL BLOCK DIAGRAM




PIN DESCRIPTIONS

TERMINAL		DESCRIPTION
NAME	NO.	
AGND	1	Zero VDC reference for the analog control circuitry. Connect AGND to PGND at a single point. Connect near the output capacitors. See Figure 42 for a recommended layout.
	2	
	34	
	45	
INH/UVLO	8	Inhibit and UVLO adjust pin. Use an open drain or open collector output logic to control the INH function. A resistor divider between this pin, AGND and VIN adjusts the UVLO voltage. Tie both pins together when using this control.
	9	
DNC	3	Do Not Connect. Do not connect these pins to AGND, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.
	4	
	5	
	15	
	16	
	18	
	19	
	20	
	22	
	23	
	30	
PGND	32	Common ground connection for the PVIN, VIN, and VOUT power connections. See Figure 42 for a recommended layout.
	36	
	37	
	38	
PH	10	Phase switch node. These pins should be connected to a small copper island under the device for thermal relief. Do not connect any external component to this pin or tie it to a pin of another function.
	11	
	12	
	13	
	14	
	17	
PWRGD	46	Power good fault pin. Asserts low if the output voltage is out of range. A pull-up resistor is required.
	33	
PVIN	39	Input switching voltage. This pin supplies voltage to the power switches of the converter. See Figure 42 for a recommended layout.
	40	
	41	
RT/CLK	35	This pin automatically selects between RT mode and CLK mode. A timing resistor adjusts the switching frequency of the device. In CLK mode, the device synchronizes to an external clock.
SENSE+	44	Remote sense connection. Connect this pin to VOUT at the load for improved regulation. This pin must be connected to VOUT at the load, or at the module pins.
SS/TR	6	Slow-start and tracking pin. Connecting an external capacitor to this pin adjusts the output voltage rise time. A voltage applied to this pin allows for tracking and sequencing control.
STSEL	7	Slow-start or track feature select. Connect this pin to AGND to enable the internal SS capacitor with a SS interval of approximately 1.1 ms. Leave this pin open to enable the TR feature.
VADJ	43	Connecting a resistor between this pin and AGND sets the output voltage.
VIN	42	Input bias voltage pin. Supplies the control circuitry of the power converter. See Figure 42 for a recommended layout.

PIN DESCRIPTIONS (continued)

TERMINAL		DESCRIPTION
NAME	NO.	
VOUT	21	Output voltage. Connect output capacitors between these pins and PGND.
	24	
	25	
	26	
	27	
	28	
	29	
	47	

**RUQ PACKAGE
47 PIN
TOP VIEW**



TYPICAL CHARACTERISTICS (P_{VIN} = V_{IN} = 12 V) (1) (2)




Figure 1. Efficiency vs. Output Current




Figure 2. Voltage Ripple vs. Output Current




Figure 3. Power Dissipation vs. Output Current




Figure 4. Safe Operating Area




Figure 5. V_{OUT} = 1.8 V, I_{OUT} = 6 A, C_{OUT1} = 200 μF ceramic, f_{SW} = 480 kHz

- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 1](#), [Figure 2](#), and [Figure 3](#).
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to [Figure 4](#).

TYPICAL CHARACTERISTICS (P_{VIN} = V_{IN} = 5 V) (1) (2)




Figure 6. Efficiency vs. Output Current




Figure 7. Voltage Ripple vs. Output Current




Figure 8. Power Dissipation vs. Output Current




Figure 9. Safe Operating Area




Figure 10. V_{OUT} = 1.8 V, I_{OUT} = 6 A, C_{OUT1} = 200 μF ceramic, f_{SW} = 480 kHz

- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 6](#), [Figure 7](#), and [Figure 8](#).
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to [Figure 9](#).

TYPICAL CHARACTERISTICS (P_{VIN} = 12 V, V_{IN} = 5 V) (1) (2)




Figure 11. Efficiency vs. Output Current




Figure 12. Voltage Ripple vs. Output Current




Figure 13. Power Dissipation vs. Output Current




Figure 14. Safe Operating Area




Figure 15. Safe Operating Area




Figure 16. V_{OUT} = 2.5 V, I_{OUT} = 6 A, C_{OUT1} = 200 μF ceramic, f_{SW} = 480 kHz

- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 11](#), [Figure 12](#), and [Figure 13](#).
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to [Figure 14](#) and [Figure 15](#).

APPLICATION INFORMATION

ADJUSTING THE OUTPUT VOLTAGE

The VADJ control sets the output voltage of the TPS84621. The output voltage adjustment range is from 0.6V to 5.5V. The adjustment method requires the addition of R_{SET}, which sets the output voltage, the connection of SENSE+ to VOUT, and in some cases R_{RT} which sets the switching frequency. The R_{SET} resistor must be connected directly between the VADJ (pin 43) and AGND (pin 45). The SENSE+ pin (pin 44) must be connected to VOUT either at the load for improved regulation or at VOUT of the device. The R_{RT} resistor must be connected directly between the RT/CLK (pin 35) and AGND (pin 34). [Table 1](#) gives the standard external R_{SET} resistor for a number of common bus voltages, along with the required R_{RT} resistor for that output voltage.

Table 1. Standard R_{SET} Resistor Values for Common Output Voltages

RESISTORS	OUTPUT VOLTAGE V _{OUT} (V)						
	0.9	1.0	1.2	1.8	2.5	3.3	5.0
R _{SET} (kΩ)	2.87	2.15	1.43	0.715	0.453	0.316	0.196
R _{RT} (kΩ)	261	261	200	200	165	121	86.6

For other output voltages, the value of the required resistor can either be calculated using the following formula, or simply selected from the range of values given in [Table 2](#).

$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.6}\right) - 1\right)} \text{ (k}\Omega\text{)} \quad (1)$$

Table 2. Standard R_{SET} Resistor Values

V _{OUT} (V)	R _{SET} (kΩ)	R _{RT} (kΩ)	f _{sw} (kHz)	V _{OUT} (V)	R _{SET} (kΩ)	R _{RT} (kΩ)	f _{sw} (kHz)
0.6	open	open	250	3.1	0.348	140	580
0.7	8.66	590	330	3.2	0.332	140	580
0.8	4.32	590	330	3.3	0.316	121	630
0.9	2.87	261	430	3.4	0.309	121	630
1.0	2.15	261	430	3.5	0.294	121	630
1.1	1.74	261	430	3.6	0.287	121	630
1.2	1.43	200	480	3.7	0.280	121	630
1.3	1.24	200	480	3.8	0.267	107	680
1.4	1.07	200	480	3.9	0.261	107	680
1.5	0.953	200	480	4.0	0.255	107	680
1.6	0.866	200	480	4.1	0.243	107	680
1.7	0.787	200	480	4.2	0.237	95.3	730
1.8	0.715	200	480	4.3	0.232	95.3	730
1.9	0.665	200	480	4.4	0.226	95.3	730
2.0	0.619	200	480	4.5	0.221	95.3	730
2.1	0.576	200	480	4.6	0.215	95.3	730
2.2	0.536	200	480	4.7	0.210	95.3	730
2.3	0.511	200	480	4.8	0.205	86.6	780
2.4	0.475	200	480	4.9	0.200	86.6	780
2.5	0.453	200	480	5.0	0.196	86.6	780
2.6	0.432	165	530	5.1	0.191	86.6	780
2.7	0.412	165	530	5.2	0.187	86.6	780
2.8	0.392	165	530	5.3	0.182	86.6	780
2.9	0.374	165	530	5.4	0.178	86.6	780
3.0	0.357	140	580	5.5	0.174	86.6	780

CAPACITOR RECOMMENDATIONS FOR THE TPS84621 POWER SUPPLY

Capacitor Technologies

Electrolytic, Polymer-Electrolytic Capacitors

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0°C.

Ceramic Capacitors

The performance of aluminum electrolytic capacitors is less effective than ceramic capacitors above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

Tantalum, Polymer-Tantalum Capacitors

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

Input Capacitor

The TPS84621 requires a minimum input capacitance of 100 µF of ceramic and/or polymer-tantalum capacitors. The ripple current rating of the capacitor must be at least 450 mArms. [Table 4](#) includes a preferred list of capacitors by vendor.

Output Capacitor

The required output capacitance is determined by the output voltage of the TPS84621. See [Table 3](#) for the amount of required capacitance. The required output capacitance must be comprised of all ceramic capacitors. When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in [Table 4](#) are required. The required capacitance above the minimum is determined by actual transient deviation requirements. See [Table 5](#) for typical transient response values for several output voltage, input voltage and capacitance combinations. [Table 4](#) includes a preferred list of capacitors by vendor.

Table 3. Required Output Capacitance

V _{OUT} RANGE (V)		MINIMUM REQUIRED C _{OUT} (µF)
MIN	MAX	
0.6	< 0.8	400 µF ceramic
0.8	< 1.2	300 µF ceramic
1.2	< 3.0	200 µF ceramic
3.0	< 4.0	100 µF ceramic
4.0	5.5	47 µF ceramic

Table 4. Recommended Input/Output Capacitors⁽¹⁾

VENDOR	SERIES	PART NUMBER	CAPACITOR CHARACTERISTICS		
			WORKING VOLTAGE (V)	CAPACITANCE (μF)	ESR ⁽²⁾ (mΩ)
Murata	X5R	GRM32ER61E226K	16	22	2
TDK	X5R	C3225X5R0J476K	6.3	47	2
Murata	X5R	GRM32ER60J476M	6.3	47	2
Sanyo	POSCAP	16TQC68M	16	68	50
Kemet	T520	T520V107M010ASE025	10	100	25
Sanyo	POSCAP	6TPE100MI	6.3	100	25
Sanyo	POSCAP	2R5TPE220M7	2.5	220	7
Kemet	T530	T530D227M006ATE006	6.3	220	6
Kemet	T530	T530D337M006ATE010	6.3	330	10
Sanyo	POSCAP	2TPF330M6	2.0	330	6
Sanyo	POSCAP	6TPE330MFL	6.3	330	15

(1) Capacitor Supplier Verification

Please verify availability of capacitors identified in this table.

RoHS, Lead-free and Material Details

Please consult capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements.

(2) Maximum ESR @ 100kHz, 25°C.**Transient Response****Table 5. Output Voltage Transient Response**

C _{IN1} = 47 μF CERAMIC, C _{IN2} = 220 μF POLYMER-TANTALUM						
V _{OUT} (V)	V _{IN} (V)	C _{OUT1} Ceramic	C _{OUT2} BULK	VOLTAGE DEVIATION (mV)		RECOVERY TIME (μs)
				2 A LOAD STEP, (1 A/μs)	3 A LOAD STEP, (1 A/μs)	
0.6	5	400 μF	330 μF	20	30	120
0.8	5	300 μF	220 μF	25	35	140
		300 μF	330 μF	20	30	140
	12	300 μF	220 μF	30	35	140
		300 μF	330 μF	25	30	140
1.2	5	200 μF	100 μF	40	50	150
		200 μF	220 μF	35	45	150
	12	200 μF	100 μF	35	45	150
		200 μF	220 μF	30	40	150
1.8	5	200 μF	-	65	85	160
		200 μF	100 μF	55	96	160
	12	200 μF	-	55	80	160
		200 μF	100 μF	50	75	160
3.3	5	100 μF	100 μF	90	140	180
	12	100 μF	100 μF	85	125	180

Transient Waveforms




Figure 17. $PV_{IN} = 5V$, $V_{OUT} = 0.6V$, 2A Load Step




Figure 18. $PV_{IN} = 5V$, $V_{OUT} = 0.8V$, 2A Load Step




Figure 19. $PV_{IN} = 12V$, $V_{OUT} = 1.2V$, 2A Load Step




Figure 20. $PV_{IN} = 5V$, $V_{OUT} = 1.2V$, 2A Load Step




Figure 21. $PV_{IN} = 12\text{V}$, $V_{OUT} = 1.8\text{V}$, 2A Load Step




Figure 22. $PV_{IN} = 5\text{V}$, $V_{OUT} = 1.8\text{V}$, 2A Load Step

Application Schematics




Figure 23. Typical Schematic
 $PV_{IN} = V_{IN} = 4.5\text{ V to }14.5\text{ V}$, $V_{OUT} = 1.8\text{ V}$




Figure 24. Typical Schematic
PVIN = VIN = 4.5 V to 14.5 V, VOUT = 3.3 V




Figure 25. Typical Schematic
PVIN = 3.3 V, VIN = 4.5 V to 14.5 V, VOUT = 1.2 V

VIN and PVIN Input Voltage

The TPS84621 allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN voltage supplies the internal control circuits of the device. The PVIN voltage provides the input voltage to the power converter system.

If tied together, the input voltage for the VIN pin and the PVIN pin can range from 4.5 V to 14.5 V. If using the VIN pin separately from the PVIN pin, the VIN pin must be between 4.5 V and 14.5 V, and the PVIN pin can range from as low as 1.6 V to 14.5 V. A voltage divider connected to the INH/UVLO pin can adjust the either input voltage UVLO appropriately. See the [Programmable Undervoltage Lockout \(UVLO\)](#) section of this datasheet for more information.

Power Good (PWRGD)

The PWRGD pin is an open drain output. Once the voltage on the SENSE+ pin is between 94% and 106% of the set voltage, the PWRGD pin pull-down is released and the pin floats. The recommended pull-up resistor value is between 10 k Ω and 100 k Ω to a voltage source that is 5.5 V or less. The PWRGD pin is in a defined state once VIN is greater than 1.0 V, but with reduced current sinking capability. The PWRGD pin achieves full current sinking capability once the VIN pin is above 4.5V. The PWRGD pin is pulled low when the voltage on SENSE+ is lower than 91% or greater than 109% of the nominal set voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted, the INH pin is pulled low, or the SS/TR pin is below 1.4 V.

Power-Up Characteristics

When configured as shown in the front page schematic, the TPS84621 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay from the point that a valid input voltage is recognized. Figure 26 shows the start-up waveforms for a TPS84621, operating from a 5-V input ($P_{VIN}=V_{IN}$) and with the output voltage adjusted to 1.8 V. Figure 27 shows the start-up waveforms for a TPS84621 starting up into a pre-biased output voltage. The waveforms were measured with a 3-A constant current load.




Figure 26. Start-Up Waveforms




Figure 27. Start-up into Pre-bias

Pre-Biased Start-Up

The TPS84621 has been designed to prevent discharging a pre-biased output. During monotonic pre-biased startup, the TPS84621 does not allow current to sink until the SS/TR pin voltage is higher than 1.4 V.

Remote Sense

The SENSE+ pin must be connected to V_{OUT} at the load, or at the device pins.

Connecting the SENSE+ pin to V_{OUT} at the load improves the load regulation performance of the device by allowing it to compensate for any I-R voltage drop between its output pins and the load. An I-R drop is caused by the high output current flowing through the small amount of pin and trace resistance. This should be limited to a maximum of 300 mV.

NOTE

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the SENSE+ connection, they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.

Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. The device reinitiates the power up sequence when the junction temperature drops below 165°C typically.

Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The INH pin has an internal pull-up current source, allowing the user to float the INH pin for enabling the device. If an application requires controlling the INH pin, use an open drain/collector device, or a suitable logic gate to interface with the pin.

Figure 28 shows the typical application of the inhibit function. The Inhibit control has its own internal pull-up to VIN potential. An open-collector or open-drain device is recommended to control this input.

Turning Q1 on applies a low voltage to the inhibit control (INH) pin and disables the output of the supply, shown in Figure 29. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 30. A regulated output voltage is produced within 3 ms. The waveforms were measured with a 3-A constant current load.




Figure 28. Typical Inhibit Control




Figure 29. Inhibit Turn-Off




Figure 30. Inhibit Turn-On

Slow Start (SS/TR)

Connecting the STSEL pin to AGND and leaving SS/TR pin open enables the internal SS capacitor with a slow start interval of approximately 1.1 ms. Adding additional capacitance between the SS/TR pin and AGND increases the slow start time. Table 6 shows an additional SS capacitor connected to the SS/TR pin and the STSEL pin connected to AGND. See Table 6 below for SS capacitor values and timing interval.




Figure 31. Slow-Start Capacitor (C_{SS}) and STSEL Connection

Table 6. Slow-Start Capacitor Values and Slow-Start Time

C _{SS} (pF)	open	2200	4700	10000	15000	22000	25000
SS Time (msec)	1.1	1.9	2.8	4.6	6.4	8.8	9.8

Overcurrent Protection

For protection against load faults, the TPS84621 incorporates output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, the module periodically attempts to recover by initiating a soft-start power-up as shown in Figure 32. This is described as a hiccup mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation as shown in Figure 33.




Figure 32. Overcurrent Limiting




Figure 33. Removal of Overcurrent Condition

Synchronization (CLK)

An internal phase locked loop (PLL) has been implemented to allow synchronization between 250 kHz and 780 kHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications where both RT mode and CLK mode are needed, the device can be configured as shown in .

Before the external clock is present, the device works in RT mode and the switching frequency is set by RT resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the CLK pin is pulled above the RT/CLK high threshold (2.0 V), the device switches from RT mode to th CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from CLK mode back to RT mode because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by the RT resistor (R_{RT}).




Figure 34. CLK/RT Configuration

The synchronization frequency must be selected based on the output voltages of the devices being synchronized. Table 7 shows the allowable frequencies for a given range of output voltages. For the most efficient solution, always synchronize to the lowest allowable frequency. For example, an application requires synchronizing three TPS84621 devices with output voltages of 1.2 V, 1.8 V and 3.3 V, all powered from $P_{VIN} = 12 V$. Table 7 shows that all three output voltages should be synchronized to 630 kHz.

Table 7. Synchronization Frequency vs Output Voltage

SYNCHRONIZATION FREQUENCY (kHz)	R_{RT} (k Ω)	$P_{VIN} = 12 V$		$P_{VIN} = 5 V$	
		V_{OUT} RANGE (V)		V_{OUT} RANGE (V)	
		MIN	MAX	MIN	MAX
250	open	0.6	1.0	0.6	1.3
280	1100	0.6	1.2	0.6	1.6
330	590	0.6	1.5	0.6	4.5
380	357	0.7	1.7	0.6	4.5
430	261	0.8	2.1	0.6	4.5
480	200	0.9	2.5	0.6	4.5
530	165	1.0	2.9	0.6	4.5
580	140	1.1	3.2	0.6	4.5
630	121	1.2	3.7	0.6	4.5
680	107	1.3	4.1	0.6	4.5
730	95.3	1.4	4.7	0.6	4.5
780	86.6	1.5	5.5	0.6	4.5

Sequencing (SS/TR)

Many of the common power supply sequencing methods can be implemented using the SS/TR, INH and PWRGD pins. The sequential method is illustrated in Figure 35 using two TPS84621 devices. The PWRGD pin of the first device is coupled to the INH pin of the second device which enables the second power supply once the primary supply reaches regulation. Figure 36 shows sequential turn-on waveforms of two TPS84621 devices.




Figure 35. Sequencing Schematic




Figure 36. Sequencing Waveforms

Simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in Figure 37 to the output of the power supply that needs to be tracked or to another voltage reference source. Figure 38 shows simultaneous turn-on waveforms of two TPS84621 devices. Use Equation 2 and Equation 3 to calculate the values of R1 and R2.

$$R1 = \frac{(V_{OUT2} \times 12.6)}{0.6} \text{ (k}\Omega\text{)}$$

$$(2) \quad R2 = \frac{0.6 \times R1}{(V_{OUT2} - 0.6)} \text{ (k}\Omega\text{)} \quad (3)$$




Figure 37. Simultaneous Tracking Schematic




Figure 38. Simultaneous Tracking Waveforms

Programmable Undervoltage Lockout (UVLO)

The TPS84621 implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 4.5 V(max) with a typical hysteresis of 150 mV.

If an application requires either a higher UVLO threshold on the VIN pin or a higher UVLO threshold for a combined VIN and PVIN, then the UVLO pin can be configured as shown in Figure 39 or Figure 40. Table 8 lists standard values for R_{UVLO1} and R_{UVLO2} to adjust the VIN UVLO voltage up.




Figure 39. Adjustable VIN UVLO




Figure 40. Adjustable VIN and PVIN Undervoltage Lockout

Table 8. Standard Resistor values for Adjusting VIN UVLO

VIN UVLO (V)	5.0	5.5	6.0	6.5	7.0	7.5	8.0	8.5	9.0	9.5	10.0
R_{UVLO1} (k Ω)	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1
R_{UVLO2} (k Ω)	21.5	18.7	16.9	15.4	14.0	13.0	12.1	11.3	10.5	9.76	9.31
Hysteresis (mV)	400	415	430	450	465	480	500	515	530	550	565

For a split rail application, if a secondary UVLO on PVIN is required, VIN must be $\geq 4.5V$. Figure 41 shows the PVIN UVLO configuration. Use Table 9 to select R_{UVLO1} and R_{UVLO2} for PVIN. If PVIN UVLO is set for less than 3.0 V, a 5.1-V zener diode should be added to clamp the voltage on the UVLO pin below 6 V.




Figure 41. Adjustable PVIN Undervoltage Lockout, (VIN ≥ 4.5 V)

Table 9. Standard Resistor Values for Adjusting PVIN UVLO, (VIN ≥ 4.5 V)

PVIN UVLO (V)	2.0	2.5	3.0	3.5	4.0	4.5	
R_{UVLO1} (k Ω)	68.1	68.1	68.1	68.1	68.1	68.1	For higher PVIN UVLO voltages see Table UV for resistor values
R_{UVLO2} (k Ω)	95.3	60.4	44.2	34.8	28.7	24.3	
Hysteresis (mV)	300	315	335	350	365	385	

Layout Considerations

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 42, shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (PVIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Place a dedicated AGND copper area beneath the TPS84621.
- Isolate the PH copper area from the VOUT copper area using the AGND copper area.
- Connect the AGND and PGND copper area at one point; see AGND to PGND connection point in Figure 42.
- Place R_{SET} , R_{RT} , and C_{SS} as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.




Figure 42. Typical Top-Layer Recommended Layout




Figure 43. Typical GND-Layer Recommended Layout

EMI

The TPS84621 is compliant with EN55022 Class B radiated emissions. Figure 45 and Figure 44 show typical examples of radiated emissions plots for the TPS84621 operating from 5V and 12V respectively. Both graphs include the plots of the antenna in the horizontal and vertical positions.




Figure 44. Radiated Emissions 5-V Input, 1.8-V Output, 6-A Load (EN55022 Class B)




Figure 45. Radiated Emissions 12-V Input, 1.8-V Output, 6-A Load (EN55022 Class B)

Changes from Original (DECEMBER 2011) to Revision A

Page

-
- Changed – updated pin names in package drawing. [6](#)
-

THERMAL PAD MECHANICAL DATA

RUQ (R-PB1QFN-N47)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

4210496/C 09/10

NOTE: A. All linear dimensions are in millimeters

RUQ (R-PB1QFN-N47)

PLASTIC QUAD FLATPACK NO-LEAD



4210717-2/F 12/11


- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - G. See sheet 3 for stencil design recommendation..

RUQ (R-PB1QFN-N47)


PLASTIC QUAD FLATPACK NO-LEAD

DETAIL OF SHEET 2

Example Stencil Design (Note E)
Stencil Thickness = 0,125mm



60% solder coverage on center pads



4210717-3/F 12/11

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPS84621RUQR	ACTIVE	B1QFN	RUQ	47	500	TBD	Call TI	Call TI	
TPS84621RUQT	ACTIVE	B1QFN	RUQ	47	250	TBD	Call TI	Call TI	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



MECHANICAL DATA

RUQ (R-PB1QFN-N47)

PLASTIC QUAD FLATPACK NO-LEAD



4210214/E 08/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 -  The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 -  The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Mobile Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated