

Technical documentation



Support & training

<span id="page-0-0"></span>

**[TPS62810-Q1,](https://www.ti.com/product/TPS62810-Q1) [TPS62811-Q1,](https://www.ti.com/product/TPS62811-Q1) [TPS62812-Q1](https://www.ti.com/product/TPS62812-Q1), [TPS62813-Q1](https://www.ti.com/product/TPS62813-Q1)** [SLVSDU1J](https://www.ti.com/lit/pdf/SLVSDU1) – AUGUST 2018 – REVISED MARCH 2023

# **TPS6281x-Q1 2.75-V to 6-V Adjustable-Frequency Step-Down Converter**

# **1 Features**

- AEC-Q100 qualified for automotive applications – Device temperature grade 1:
- –40°C to +125°C T<sub>A</sub> • [Functional Safety-Capable](https://www.ti.com/technologies/functional-safety/overview.html)
- [Documentation available to aid functional safety](http://www.ti.com/lit/SLVAEJ5) 
	- [system design](http://www.ti.com/lit/SLVAEJ5)
- Input voltage range: 2.75 V to 6 V
- Family of 1 A, 2 A, 3 A and 4 A
- Quiescent current 15-µA typical
- Output voltage from 0.6 V to 5.5 V
- Output voltage accuracy ±1% (PWM operation)
- Adjustable soft start
- Forced PWM or PWM and PFM operation
- Adjustable switching frequency of 1.8 MHz to 4 MHz
- Precise ENABLE input allows
	- User-defined undervoltage lockout
	- Exact sequencing
- 100% duty cycle mode
- Active output discharge
- Spread spectrum clocking optional
- Power-good output with window comparator
- Package with wettable flanks

# **2 Applications**

- [Infotainment head unit](http://www.ti.com/solution/automotive-external-amplifier)
- [Hybrid and reconfigurable cluster](http://www.ti.com/applications/automotive/infotainment-cluster/overview.html)
- [Telematics control unit](http://www.ti.com/solution/automotive-telematics-control-unit)
- [Surround view ECU,](http://www.ti.com/solution/surround-view-system-ecu) [ADAS sensor fusion](http://www.ti.com/applications/automotive/adas/overview.html)

MODE/SYNC

TPS62810-Q1

VIN

EN

SS/TR COMP/FSET

 $C_{ss}$ 

L  $0.47 \mu H$ 

R.

 $R<sub>2</sub>$ 

SW

FB

GND PG

**Simplified Schematic**

**[External amplifier](http://www.ti.com/solution/automotive-external-amplifier)** 

 $V_{\text{IN}}$ <br>2.75 V - 6 V

 $C_{\text{IN}}$ 22 μF¯

،<br>م

# **3 Description**

The TPS6281x-Q1 is family of pin-to-pin 1-A, 2- A, 3-A, and 4-A synchronous step-down DC/DC converters. All devices offer high efficiency and ease of use. The TPS6281x-Q1 family is based on a peak current mode control topology. The TPS6281x-Q1 is designed for automotive applications such as infotainment and advanced driver assistance systems. Low resistive switches allow up to 4-A continuous output current at high ambient temperature. The switching frequency is externally adjustable from 1.8 MHz to 4 MHz and can also be synchronized to an external clock in the same frequency range. In PWM/PFM mode, the TPS6281x-Q1 automatically enter power save mode at light loads to maintain high efficiency across the whole load range. The TPS6281x-Q1 provide 1% output voltage accuracy in PWM mode which helps design a power supply with high output voltage accuracy. The SS/TR pin allows setting the start-up time or forming tracking of the output voltage to an external source. This feature allows external sequencing of different supply rails and limiting the inrush current during start-up.

The TPS6281x-Q1 is available in a 3-mm  $\times$  2-mm VQFN package with wettable flanks.





(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Efficiency vs Output Current; V<sub>OUT</sub> = 3.3 V; PWM/ PFM; fS = 2.25 MHz**



 $C<sub>z</sub>$  $2 \times 22$  µF  $+ 10 \mu F$ 

R.

 $C_{\text{FF}}$ 

 $V_{\text{our}}$ 





# **Table of Contents**



## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



<span id="page-2-0"></span>

# **5 Device Comparison Table**





# <span id="page-3-0"></span>**6 Pin Configuration and Functions**



## **Figure 6-1. RWY Package 9 Pin (VQFN)**



## **Table 6-1. Pin Functions**

<span id="page-4-0"></span>

# **7 Specifications**

## **7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) While switching

## **7.2 ESD Ratings**



(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **7.3 Recommended Operating Conditions**



(1) The values given for the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check the manufacturer´s DC bias curves for the effective capacitance vs DC voltage applied. Further restrictions may apply. Please see the feature description for COMP/FSET about the output capacitance vs compensation setting and output voltage.

## **7.4 Thermal Information**





## <span id="page-5-0"></span>**7.4 Thermal Information (continued)**



(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](https://www.ti.com/lit/pdf/spra953) application report.

# **7.5 Electrical Characteristics**

over operating junction temperature (T $_{\rm J}$  = -40 °C to +150 °C) and V<sub>IN</sub> = 2.75 V to 6 V. Typical values at V<sub>IN</sub> = 5 V and T $_{\rm J}$  = 25 °C. (unless otherwise noted)



6 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSDU1J&partnum=TPS62810-Q1)* Copyright © 2023 Texas Instruments Incorporated



# **7.5 Electrical Characteristics (continued)**

over operating junction temperature (T $_{\rm J}$  = -40 °C to +150 °C) and V<sub>IN</sub> = 2.75 V to 6 V. Typical values at V<sub>IN</sub> = 5 V and T $_{\rm J}$  = 25 °C. (unless otherwise noted)



Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSDU1J&partnum=TPS62810-Q1)* 7



# <span id="page-7-0"></span>**7.5 Electrical Characteristics (continued)**

over operating junction temperature (T $_{\rm J}$  = -40 °C to +150 °C) and V<sub>IN</sub> = 2.75 V to 6 V. Typical values at V<sub>IN</sub> = 5 V and T $_{\rm J}$  = 25 °C. (unless otherwise noted)



# **7.6 Typical Characteristics**



<span id="page-8-0"></span>

## **8 Parameter Measurement Information**

## **8.1 Schematic**



**Figure 8-1. Measurement Setup for TPS62810-Q1 and TPS62813-Q1** 



## **Table 8-1. List of Components**

(1) See the *[Third-party Products Disclaimer](#page-33-0)*.







## **Table 8-2. List of Components**



10 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSDU1J&partnum=TPS62810-Q1)* Copyright © 2023 Texas Instruments Incorporated

<span id="page-10-0"></span>

## **9 Detailed Description**

## **9.1 Overview**

The TPS6281x-Q1 synchronous switch mode DC/DC converters are based on a peak current mode control topology. The control loop is internally compensated. To optimize the bandwidth of the control loop to the wide range of output capacitance that can be used with TPS6281x-Q1, one of three internal compensation settings can be selected. See *[Section 9.3.2](#page-11-0)*. The compensation setting is selected either by a resistor from COMP/FSET to GND, or by the logic state of this pin. The regulation network achieves fast and stable operation with small external components and low ESR ceramic output capacitors. The device can be operated without a feedforward capacitor on the output voltage divider, however, using a typically 10-pF feedforward capacitor improves transient response.

The devices support forced fixed frequency PWM operation with the MODE pin tied to a logic high level. The frequency is defined as either 2.25 MHz internally fixed when COMP/FSET is tied to GND or VIN, or in a range of 1.8 MHz to 4 MHz defined by a resistor from COMP/FSET to GND. Alternatively, the devices can be synchronized to an external clock signal in a range from 1.8 MHz to 4 MHz, applied to the MODE pin with no need for additional passive components. External synchronization is only possible if a resistor from COMP/FSET to GND is used. If COMP/FSET is directly tied to GND or VIN, the TPS6281x-Q1 cannot be synchronized externally. An internal PLL allows to change from internal clock to external clock during operation. The synchronization to the external clock is done on a falling edge of the clock applied at MODE to the rising edge on the SW pin. This allows a roughly 180° phase shift when the SW pin is used to generate the synchronization signal for a second converter. When the MODE pin is set to a logic low level, the device operates in power save mode (PFM) at low output current and automatically transfers to fixed frequency PWM mode at higher output current. In PFM mode, the switching frequency decreases linearly based on the load to sustain high efficiency down to very low output current.

## **9.2 Functional Block Diagram**





## <span id="page-11-0"></span>**9.3 Feature Description**

## **9.3.1 Precise Enable**

The voltage applied at the Enable pin of the TPS6281x-Q1 is compared to a fixed threshold of 1.1 V for a rising voltage. This allows to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The Precise Enable input provides a user-programmable undervoltage lockout by adding a resistor divider to the input of the Enable pin.

The enable input threshold for a falling edge is typically 100 mV lower than the rising edge threshold. The TPS6281x-Q1 starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown, with a shutdown current of typically 1 μA. In this mode, the internal high-side and low-side MOSFETs are turned off and the entire internal control circuitry is switched off.

## **9.3.2 COMP/FSET**

This pin allows to set two different parameters independently:

- Internal compensation settings for the control loop
- The switching frequency in PWM mode from 1.8 MHz to 4 MHz

A resistor from COMP/FSET to GND changes the compensation as well as the switching frequency. The change in compensation allows you to adapt the device to different values of output capacitance. The resistor must be placed close to the pin to keep the parasitic capacitance on the pin to a minimum. The compensation setting is sampled at start-up of the converter, so a change in the resistor during operation only has an effect on the switching frequency but not on the compensation.

To save external components, the pin can also be directly tied to VIN or GND to set a pre-defined switching frequency / compensation. Do not leave the pin floating.

The switching frequency has to be selected based on the input voltage and the output voltage to meet the specifications for the minimum on-time and minimum off-time.

For example:  $V_{IN}$  = 5 V,  $V_{OUT}$  = 1 V --> duty cycle (DC) = 1 V / 5 V = 0.2

- with  $t_{on} = DC \times T$  -->  $t_{on,min} = 1 / f_{s,max} \times DC$
- -->  $f_{s, max}$  = 1 /  $t_{on, min}$  × DC = 1 / 0.075 µs · 0.2 = 2.67 MHz

The compensation range has to be chosen based on the minimum capacitance used. The capacitance can be increased from the minimum value as given in [Table 9-1](#page-12-0) and [Table 9-2](#page-12-0), up to the maximum of 470  $\mu$ F in all of the three compensation ranges. If the capacitance of an output changes during operation, for example, when load switches are used to connect or disconnect parts of the circuitry, the compensation has to be chosen for the minimum capacitance on the output. With large output capacitance, the compensation must be done based on that large capacitance to get the best load transient response. Compensating for large output capacitance but placing less capacitance on the output can lead to instability.

The switching frequency for the different compensation setting is determined by the following equations.

For compensation (comp) setting 1:

$$
R_{CF}(k\Omega) = \frac{18MHz \cdot k\Omega}{f_s(MHz)}
$$

For compensation (comp) setting 2:

(1)

<span id="page-12-0"></span>

$$
R_{CF}(k\Omega) = \frac{60MHz \cdot k\Omega}{f_s(MHz)}
$$

For compensation (comp) setting 3:

$$
R_{CF}(k\Omega) = \frac{180MHz \cdot k\Omega}{f_s(MHz)}
$$

(2)

(3)





### **Table 9-2. Switching Frequency and Compensation for TPS62812-Q1 (2 A) and TPS62811-Q1 (1 A)**



Refer to *[Section 10.1.3.2](#page-17-0)* for further details on the output capacitance required depending on the output voltage.

A too high resistor value for  $R_{CF}$  is decoded as "tied to  $V_{IN}$ ", a value below the lowest range is decoded as "tied to GND". The minimum output capacitance in Table 9-1 and Table 9-2 is for capacitors close to the output of the device. If the capacitance is distributed, a lower compensation setting can be required. All values are effective capacitance, including all tolerances, aging, dc bias effect, and so forth.

## **9.3.3 MODE / SYNC**

When MODE/SYNC is set low, the device operates in PWM or PFM mode, depending on the output current. The MODE/SYNC pin allows to force PWM mode when set high. The pin also allows you to apply an external

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSDU1J&partnum=TPS62810-Q1)* 13

#### <span id="page-13-0"></span>**[TPS62810-Q1,](https://www.ti.com/product/TPS62810-Q1) [TPS62811-Q1,](https://www.ti.com/product/TPS62811-Q1) [TPS62812-Q1](https://www.ti.com/product/TPS62812-Q1), [TPS62813-Q1](https://www.ti.com/product/TPS62813-Q1)** [SLVSDU1J](https://www.ti.com/lit/pdf/SLVSDU1) – AUGUST 2018 – REVISED MARCH 2023 **[www.ti.com](https://www.ti.com)**



clock in a frequency range from 1.8 MHz to 4 MHz for external synchronization. Similar to COMP/FSET, the specifications for the minimum on-time and minimum off-time have to be taken into account when setting the external frequency. For use with external synchronization on the MODE/SYNC pin, the internal switching frequency must be set by  $R_{CF}$  to a similar value than the externally applied clock. This ensures a fast settling to the external clock and, if the external clock fails, the switching frequency stays in the same range and the compensation settings are still valid. When there is no resistor from COMP/FSET to GND but the pin is pulled high or low, external synchronization is not possible.

## **9.3.4 Spread Spectrum Clocking (SSC)**

For device versions with SSC enabled, the switching frequency is randomly changed in PWM mode when the internal clock is used. The frequency variation is typically between the nominal switching frequency and up to 288 kHz above the nominal switching frequency. When the device is externally synchronized by applying a clock signal to the MODE/SYNC pin, the TPS6281x-Q1 follows the external clock and the internal spread spectrum block is turned off. SSC is also disabled during soft start.

## **9.3.5 Undervoltage Lockout (UVLO)**

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

## **9.3.6 Power Good Output (PG)**

Power good is an open-drain output driven by a window comparator. PG is held low when the device is disabled, in undervoltage lockout, and in thermal shutdown. When the output voltage is in regulation hence, within the window defined in the electrical characteristics, the output is high impedance.

**Table 9-3. PG Status**



## **9.3.7 Thermal Shutdown**

The junction temperature (T $_{\rm J}$ ) of the device is monitored by an internal temperature sensor. If T $_{\rm J}$  exceeds 170°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes low. When  $T_J$  decreases by the hysteresis amount of typically 15°C, the converter resumes normal operation, beginning with soft start. During a PFM pause, the thermal shutdown is not active. After a PFM pause, the device needs up to 9 µs to detect a too high junction temperature. If the PFM burst is shorter than this delay, the device does not detect a too high junction temperature.

## **9.4 Device Functional Modes**

## **9.4.1 Pulse Width Modulation (PWM) Operation**

TPS6281x-Q1 has two operating modes: Forced PWM mode (discussed in this section) and PWM/PFM (discussed in *Section 9.4.2*).

With the MODE/SYNC pin set to high, the TPS6281x-Q1 operates with pulse width modulation in continuous conduction mode (CCM). The switching frequency is either defined by a resistor from the COMP pin to GND or by an external clock signal applied to the MODE/SYNC pin. With an external clock is applied to MODE/SYNC, the TPS6281x-Q1 follows the frequency applied to the pin. To maintain regulation, the frequency must be in a range the TPS6281x-Q1 can operate at, taking the minimum on-time into account.

## **9.4.2 Power Save Mode Operation (PWM/PFM)**

When the MODE/SYNC pin is low, power save mode is allowed. The device operates in PWM mode as long as the peak inductor current is above the PFM threshold of about 1.2 A. When the peak inductor current

<span id="page-14-0"></span>

drops below the PFM threshold, the device starts to skip switching pulses. In power save mode, the switching frequency decreases with the load current maintaining high efficiency.

## **9.4.3 100% Duty-Cycle Operation**

The duty cycle of a buck converter operated in PWM mode is given as  $D = VOUT / VIN$ . The duty cycle increases as the input voltage comes close to the output voltage and the off-time gets smaller. When the minimum off-time of typically 30 ns is reached, the TPS6281x-Q1 skips switching cycles while it approaches 100% mode. In 100% mode, it keeps the high-side switch on continuously. The high-side switch stays turned on as long as the output voltage is below the target. In 100% mode, the low-side switch is turned off. The maximum dropout voltage in 100% mode is the product of the on-resistance of the high-side switch plus the series resistance of the inductor and the load current.

## **9.4.4 Current Limit and Short Circuit Protection**

The TPS6281x-Q1 is protected against overload and short circuit events. If the inductor current exceeds the current limit I<sub>LIMH</sub>, the high-side switch is turned off and the low-side switch is turned on to ramp down the inductor current. The high-side switch turns on again only if the current in the low-side switch has decreased below the low-side current limit. Due to internal propagation delay, the actual current can exceed the static current limit. The dynamic current limit is given as:

$$
I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \cdot tp
$$
\n<sup>(4)</sup>

where

- $I<sub>LIMH</sub>$  is the static current limit as specified in the electrical characteristics
- L is the effective inductance at the peak current
- $V_1$  is the voltage across the inductor  $(V_{IN} V_{OUT})$
- $\cdot$  t<sub>PD</sub> is the internal propagation delay of typically 50 ns

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high-side switch peak current can be calculated as follows:

$$
I_{peak(typ)} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \cdot 50ns
$$

(5)

## **9.4.5 Foldback Current Limit and Short Circuit Protection**

This is valid for devices where foldback current limit is enabled.

When the device detects current limit for more than 1024 subsequent switching cycles, it reduces the current limit from its nominal value to typically 1.8 A. Foldback current limit is left when the current limit indication goes away. For the case that device operation continues in current limit, it can, after 3072 switching cycles, try again full current limit for again 1024 switching cycles.

## **9.4.6 Output Discharge**

The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is being disabled but also to keep the output voltage close to 0 V when the device is off. The output discharge feature is only active after TPS6281x-Q1 has been enabled at least once because the supply voltage was applied. The discharge function is enabled as soon as the device is disabled, in thermal shutdown, or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V. Output discharge is not activated during a current limit or foldback current limit event.

## **9.4.7 Soft Start / Tracking (SS/TR)**

The internal soft-start circuitry controls the output voltage slope during start-up. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high to start operation, the device starts switching after

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSDU1J&partnum=TPS62810-Q1)* 15



a delay of about 200 µs then the internal reference and hence  $V_{\text{OUT}}$  rises with a slope controlled by an external capacitor connected to the SS/TR pin.

Leaving the SS/TR pin un-connected provides the fastest startup ramp with 150 µs typically. A capacitor connected from SS/TR to GND is charged with 2.5 µA by an internal current source during soft start until it reaches the reference voltage of 0.6 V. The capacitance required to set a certain ramp-time  $(t_{ramp})$  therefore is:

$$
Css[nF] = \frac{2.5\mu A \cdot \text{tramp}\left[ms\right]}{0.6V}
$$

(6)

If the device is set to shutdown (EN = GND), undervoltage lockout, or thermal shutdown, an internal resistor pulls the SS/TR pin to GND to ensure a proper low level. Returning from those states causes a new start-up sequence.

A voltage applied at SS/TR can be used to track a master voltage. The output voltage follows this voltage in both directions up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current. The SS/TR pin must not be connected to the SS/TR pin of other devices. An external voltage applied on SS/TR is internally clamped to the feedback voltage (0.6 V). TI recommends to set the target for the external voltage on SS/TR slightly above the feedback voltage. Given the tolerances of the resistor divider  $R_5$  and  $R_6$  on SS/TR, this ensures the device "switches" to the internal reference voltage when the power-up sequencing is finished. See [Figure 10-58.](#page-30-0)

<span id="page-16-0"></span>

## **10 Application and Implementation**

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### **10.1 Application Information**

### **10.1.1 Programming the Output Voltage**

The output voltage of the TPS6281x-Q1 is adjustable. The output voltage can be programmed for output voltages from 0.6 V to 5.5 V using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to 600 mV. The value of the output voltage is set by the selection of the resistor divider from Equation 7. TI recommends to choose resistor values which allow a current of at least 2  $\mu$ A, meaning the value of R<sub>2</sub> must not exceed 400 kΩ. TI recommends lower resistor values for highest accuracy and most robust design.

$$
R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1\right)
$$

(7)

### **10.1.2 External Component Selection**

#### *10.1.2.1 Inductor Selection*

The TPS6281x-Q1 is designed for a nominal 0.47-µH inductor with a switching frequency of typically 2.25 MHz. Larger values can be used to achieve a lower inductor current ripple but they can have a negative impact on efficiency and transient response. Smaller values than 0.47 µH cause a larger inductor current ripple which causes larger negative inductor current in forced PWM mode at low or no output current. For a higher or lower nominal switching frequency, the inductance must be changed accordingly. See *[Recommended Operating](#page-4-0)  [Conditions](#page-4-0)* for details.

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PFM transition point, and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). Equation 8 calculates the maximum inductor current.

$$
I_{L(max)} = I_{OUT(max)} + \frac{\Delta I_{L(max)}}{2}
$$
\n
$$
\Delta I_{L(max)} = \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{L \text{ min}} \cdot \frac{1}{f_{SW}}
$$
\n(9)

where

- $I_{L(max)}$  is the maximum inductor current
- $\Delta l_{L(max)}$  is the peak-to-peak inductor ripple current
- Lmin is the minimum inductance at the operating point



#### **Table 10-1. Typical Inductors**

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSDU1J&partnum=TPS62810-Q1)* 17

<span id="page-17-0"></span>





## **Table 10-1. Typical Inductors (continued)**

(1) Lower of  $I<sub>RMS</sub>$  at 20°C rise or  $I<sub>SAT</sub>$  at 20% drop.

(2) See the *[Third-party Products Disclaimer.](#page-33-0)*

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. TI recommends a margin of about 20% to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well.

## **10.1.3 Capacitor Selection**

## *10.1.3.1 Input Capacitor*

For most applications, 22 µF nominal is sufficient and recommended. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. TI recommends a low-ESR multilayer ceramic capacitor (MLCC) for best filtering and must be placed between VIN and GND as close as possible to those pins.

## *10.1.3.2 Output Capacitor*

The architecture of the TPS6281x-Q1 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends to use dielectric X7R, X7T, or an equivalent. Using a higher value has advantages like smaller voltage ripple and a tighter DC output accuracy in power save mode. By changing the device compensation with a resistor from COMP/FSET to GND, the device can be compensated in three steps based on the minimum capacitance used on the output. The maximum capacitance is 470 µF in any of the compensation settings.

The minimum capacitance required on the output depends on the compensation setting as well as on the current rating of the device. TPS62810-Q1 and TPS62813-Q1 require a minimum output capacitance of 27 µF while the lower current versionsTPS62812-Q1and TPS62811-Q1 requires 15 µF at minimum. The required output capacitance also changes with the output voltage.

For output voltages below 1 V, the minimum increases linearly from 32 µF at 1 V to 53 µF at 0.6 V for the TPS62810-Q1, the TPS62813-Q1 with the compensation setting for smallest output capacitance. Other compensation ranges for TPS62811-Q1 and TPS62812-Q1 , or both are equivalent. See [Table 9-1](#page-12-0) and [Table 9-2](#page-12-0) for details.

<span id="page-18-0"></span>

## **10.2 Typical Application**



**Figure 10-1. Typical Application**

## **10.2.1 Design Requirements**

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

## **10.2.2 Detailed Design Procedure**

$$
R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1\right) \tag{10}
$$

With  $V_{FB} = 0.6 V$ :

## **Table 10-2. Setting the Output Voltage**





## **10.2.3 Application Curves**

All plots have been taken with a nominal switching frequency of 2.25 MHz when set to PWM mode, unless otherwise noted. The BOM is according to [Table 8-1.](#page-8-0)





**[TPS62810-Q1,](https://www.ti.com/product/TPS62810-Q1) [TPS62811-Q1,](https://www.ti.com/product/TPS62811-Q1) [TPS62812-Q1](https://www.ti.com/product/TPS62812-Q1), [TPS62813-Q1](https://www.ti.com/product/TPS62813-Q1)** [SLVSDU1J](https://www.ti.com/lit/pdf/SLVSDU1) – AUGUST 2018 – REVISED MARCH 2023





#### **[TPS62810-Q1,](https://www.ti.com/product/TPS62810-Q1) [TPS62811-Q1,](https://www.ti.com/product/TPS62811-Q1) [TPS62812-Q1](https://www.ti.com/product/TPS62812-Q1), [TPS62813-Q1](https://www.ti.com/product/TPS62813-Q1)** [SLVSDU1J](https://www.ti.com/lit/pdf/SLVSDU1) – AUGUST 2018 – REVISED MARCH 2023 **[www.ti.com](https://www.ti.com)**





**[TPS62810-Q1,](https://www.ti.com/product/TPS62810-Q1) [TPS62811-Q1,](https://www.ti.com/product/TPS62811-Q1) [TPS62812-Q1](https://www.ti.com/product/TPS62812-Q1), [TPS62813-Q1](https://www.ti.com/product/TPS62813-Q1)** [SLVSDU1J](https://www.ti.com/lit/pdf/SLVSDU1) – AUGUST 2018 – REVISED MARCH 2023





#### **[TPS62810-Q1,](https://www.ti.com/product/TPS62810-Q1) [TPS62811-Q1,](https://www.ti.com/product/TPS62811-Q1) [TPS62812-Q1](https://www.ti.com/product/TPS62812-Q1), [TPS62813-Q1](https://www.ti.com/product/TPS62813-Q1)** [SLVSDU1J](https://www.ti.com/lit/pdf/SLVSDU1) – AUGUST 2018 – REVISED MARCH 2023 **[www.ti.com](https://www.ti.com)**



24 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSDU1J&partnum=TPS62810-Q1)* Copyright © 2023 Texas Instruments Incorporated



#### **[TPS62810-Q1,](https://www.ti.com/product/TPS62810-Q1) [TPS62811-Q1,](https://www.ti.com/product/TPS62811-Q1) [TPS62812-Q1](https://www.ti.com/product/TPS62812-Q1), [TPS62813-Q1](https://www.ti.com/product/TPS62813-Q1)** [SLVSDU1J](https://www.ti.com/lit/pdf/SLVSDU1) – AUGUST 2018 – REVISED MARCH 2023





#### **[TPS62810-Q1,](https://www.ti.com/product/TPS62810-Q1) [TPS62811-Q1,](https://www.ti.com/product/TPS62811-Q1) [TPS62812-Q1](https://www.ti.com/product/TPS62812-Q1), [TPS62813-Q1](https://www.ti.com/product/TPS62813-Q1)** [SLVSDU1J](https://www.ti.com/lit/pdf/SLVSDU1) – AUGUST 2018 – REVISED MARCH 2023 **[www.ti.com](https://www.ti.com)**



26 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSDU1J&partnum=TPS62810-Q1)* Copyright © 2023 Texas Instruments Incorporated



#### **[TPS62810-Q1,](https://www.ti.com/product/TPS62810-Q1) [TPS62811-Q1,](https://www.ti.com/product/TPS62811-Q1) [TPS62812-Q1](https://www.ti.com/product/TPS62812-Q1), [TPS62813-Q1](https://www.ti.com/product/TPS62813-Q1)** [SLVSDU1J](https://www.ti.com/lit/pdf/SLVSDU1) – AUGUST 2018 – REVISED MARCH 2023





#### **[TPS62810-Q1,](https://www.ti.com/product/TPS62810-Q1) [TPS62811-Q1,](https://www.ti.com/product/TPS62811-Q1) [TPS62812-Q1](https://www.ti.com/product/TPS62812-Q1), [TPS62813-Q1](https://www.ti.com/product/TPS62813-Q1)** [SLVSDU1J](https://www.ti.com/lit/pdf/SLVSDU1) – AUGUST 2018 – REVISED MARCH 2023 **[www.ti.com](https://www.ti.com)**



28 *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLVSDU1J&partnum=TPS62810-Q1)* Copyright © 2023 Texas Instruments Incorporated







## <span id="page-29-0"></span>**10.3 System Examples**

## **10.3.1 Fixed Output Voltage Versions**

Versions with an internally fixed output voltage allow you to remove the external feedback voltage divider. This not only allows you to reduce the total solution size but also provides higher accuracy as there is no additional error caused by the external resistor divider. The FB pin must be tied to the output voltage directly as shown in Figure 10-57. Independent of that, the application shown runs with an internally defined switching frequency of 2.25 MHz by connecting COMP/FSET to GND.



**Figure 10-57. Schematic for Fixed Output Voltage Versions**

### **10.3.2 Voltage Tracking**

The TPS6281x-Q1 follows the voltage applied to the SS/TR pin. A voltage ramp on SS/TR to 0.6 V ramps the output voltage according to the 0.6 V feedback voltage.

Tracking the 3.3 V of device 1, such that both rails reach their target voltage at the same time, requires a resistor divider on SS/TR of device 2 equal to the output voltage divider of device 1. The output current of 2.5 µA on the SS/TR pin causes an offset voltage on the resistor divider formed by  $R_5$  and  $R_6$ . The equivalent resistance of R<sub>5</sub> // R<sub>6</sub>, so it must be kept below 15 kΩ. The current from SS/TR causes a slightly higher voltage across R6 than 0.6 V, which is desired because device 2 switches to its internal reference as soon as the voltage at SS/TR is higher than 0.6 V.

In case both devices must run in forced PWM mode, TI recommends to tie the MODE pin of device 2 to the output voltage or the power good signal of device 1, the master device. The TPS6281x-Q1 has a duty cycle limitation defined by the minimum on-time. For tracking down to low output voltages, device 2 cannot follow after the minimum duty cycle is reached. Enabling PFM mode while tracking is in progress allows you to ramp down the output voltage close to 0 V.

<span id="page-30-0"></span>



**Figure 10-58. Schematic for Output Voltage Tracking**



**Figure 10-59. Scope Plot for Output Voltage Tracking**

## **10.3.3 Synchronizing to an External Clock**

The TPS6281x-Q1 can be externally synchronized by applying an external clock on the MODE/SYNC pin. There is no need for any additional circuitry as long as the input signal meets the requirements given in the electrical specifications. The clock can be applied / removed during operation, allowing you to switch from an externally-defined fixed frequency to power-save mode or to internal fixed frequency operation. The value of the  $R_{CF}$  resistor must be chosen so that the internally defined frequency and the externally applied frequency are close to each other. This ensures a smooth transition from internal to external frequency and vice versa.

#### <span id="page-31-0"></span>**[TPS62810-Q1,](https://www.ti.com/product/TPS62810-Q1) [TPS62811-Q1,](https://www.ti.com/product/TPS62811-Q1) [TPS62812-Q1](https://www.ti.com/product/TPS62812-Q1), [TPS62813-Q1](https://www.ti.com/product/TPS62813-Q1)** [SLVSDU1J](https://www.ti.com/lit/pdf/SLVSDU1) – AUGUST 2018 – REVISED MARCH 2023 **[www.ti.com](https://www.ti.com)**





## **Figure 10-60. Schematic Using External Synchronization**



## **10.4 Power Supply Recommendations**

The TPS6281x-Q1 device family has no special requirements for its input power supply. The output current of the input power supply must be rated according to the supply voltage, output voltage, and output current of the TPS6281x-Q1.

## **10.5 Layout**

## **10.5.1 Layout Guidelines**

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore, the PCB layout of the TPS6281x-Q1 demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses increased EMI radiation and noise sensitivity.

See *[Layout Example](#page-32-0)* for the recommended layout of the TPS6281x-Q1, which is designed for common external ground connections. The input capacitor must be placed as close as possible between the VIN and GND pin.

Provide low inductive and resistive paths for loops with high di/dt. Therefore, paths conducting the switched load current must be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore, the input and output capacitance must be placed as close as possible to the IC

<span id="page-32-0"></span>

pins and parallel wiring over long distances as well as narrow traces must be avoided. Loops that conduct an alternating current must outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB must be connected with short wires and not nearby high dv/dt signals (for example SW). Because they carry information about the output voltage, they must be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin as well as the FB resistors,  $R_1$ and  $R_2$ , must be kept close to the IC and connect directly to those pins and the system ground plane.

The package uses the pins for power dissipation. Thermal vias on the VIN and GND pins help spread the heat into the pcb.

The recommended layout is implemented on the EVM and shown in the *[TPS62810EVM-015 Evaluation Module](https://www.ti.com/lit/pdf/SLVUBG0) [user's guide](https://www.ti.com/lit/pdf/SLVUBG0)*.

### **10.5.2 Layout Example**



**Figure 10-63. Example Layout**



## <span id="page-33-0"></span>**11 Device and Documentation Support**

## **11.1 Device Support**

### **11.1.1 Third-Party Products Disclaimer**

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## **11.2 Documentation Support**

### **11.2.1 Related Documentation**

For related documentation see the following:

Texas Instruments, *[TPS62810EVM-015 Evaluation Module](https://www.ti.com/lit/pdf/SLVUBG0)* user's guide

## **11.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **11.4 Support Resources**

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

## **11.5 Trademarks**

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### **11.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **11.7 Glossary**

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

## **12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated