

TPS6215xA-Q1 3-V to 17-V 1 A Step-Down Converter with DCS-Control™

1 Features

- DCS-Control™ topology
- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
 - Device temperature grade: –40°C to 125°C operating junction temperature range
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C4B
- Input voltage range: 3 V to 17 V
- Adjustable output voltage from 0.9 V to 6 V
- Pin-Selectable output voltage (nominal, +5%)
- Programmable soft start and tracking
- Seamless power save mode transition
- Quiescent current of 17 μ A (typ.)
- Selectable operating frequency
- Power good output
- 100% duty cycle mode
- Short circuit protection
- Over temperature protection
- Pin-to-pin compatible with [TPS62130A-Q1](#)
- Available in a 3 mm x 3 mm, VQFN-16 package
- Create a custom design using the TPS62150A-Q1 with the [WEBENCH® Power Designer](#)

2 Applications

- Automotive POL supply
- Infotainment, CAN-, USB- power supply
- Embedded systems
- LDO replacement

3 Description

The TPS62150A-Q1 device is an easy-to-use synchronous step-down DC-DC converter optimized for applications with high power density. A high switching frequency of typically 2.5 MHz allows the use of small inductors and provides fast transient response as well as high output-voltage accuracy through the use of the DCS-Control™ topology.

With a wide operating input-voltage range of 3 to 17 V, the device is ideally suited for systems powered from intermediate bus power rails. The device supports up to 1A continuous output current at output voltages between 0.9 V and 6 V (with 100% duty cycle mode).

The output-voltage startup ramp is controlled by the soft-start pin, which allows operation as either a standalone power supply or in tracking configurations. Power sequencing is also possible by configuring the enable and open-drain power-good pins.


In power save mode, the device shows quiescent current of about 17 μ A from V_{IN} . Power save mode which is entered automatically and seamlessly if the load is small, maintains high efficiency over the entire load range. In shutdown mode, the device is turned off and shutdown current consumption is less than 2 μ A. The device is packaged in a 16-pin VQFN package measuring 3 x 3 mm (RGT).

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|--------------|-----------|-----------------|
| TPS62150A-Q1 | VQFN (16) | 3.00 x 3.00 mm |
| TPS62152A-Q1 | | |
| TPS62153A-Q1 | | |


(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application Schematic



Copyright © 2017, Texas Instruments Incorporated

Efficiency vs Output Current



G001



Table of Contents

| | | | |
|--|---|--|----|
| 1 Features | 1 | 9.4 Device Functional Modes..... | 12 |
| 2 Applications | 1 | 10 Application and Implementation | 14 |
| 3 Description | 1 | 10.1 Application Information..... | 14 |
| 4 Revision History | 2 | 10.2 Typical Application | 14 |
| 5 Device Comparison Table | 3 | 11 Power Supply Recommendations | 28 |
| 6 Pin Configuration and Functions | 3 | 12 Layout | 29 |
| 7 Specifications | 4 | 12.1 Layout Guidelines | 29 |
| 7.1 Absolute Maximum Ratings | 4 | 12.2 Layout Example | 29 |
| 7.2 Handling Ratings | 4 | 13 Device and Documentation Support | 30 |
| 7.3 Recommended Operating Conditions..... | 4 | 13.1 Device Support | 30 |
| 7.4 Thermal Information | 4 | 13.2 Related Links | 30 |
| 7.5 Electrical Characteristics..... | 5 | 13.3 Receiving Notification of Documentation Updates | 30 |
| 7.6 Typical Characteristics..... | 6 | 13.4 Community Resources..... | 30 |
| 8 Parameter Measurement Information | 7 | 13.5 Trademarks | 30 |
| 9 Detailed Description | 8 | 13.6 Electrostatic Discharge Caution..... | 30 |
| 9.1 Overview | 8 | 13.7 Glossary | 30 |
| 9.2 Functional Block Diagram | 8 | 14 Mechanical, Packaging, and Orderable | |
| 9.3 Feature Description..... | 9 | Information | 31 |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision B (July 2017) to Revision C | Page |
|--|-------------|
| • Added initial release of the TPS62152A-Q1..... | 1 |


| Changes from Revision A (November 2016) to Revision B | Page |
|---|-------------|
| • Added WEBENCH® links throughout document | 1 |
| • Changed "LOG" pin to "FSW" pin on the <i>Pin Configuration and Functions</i> and added FSW description throughout the document..... | 3 |
| • Added SW (AC) spec to the <i>Absolute Maximum Ratings</i> table | 4 |
| • Added <i>Power Good Pin Logic Table</i> and Frequency Selection (FSW) section regarding pin control. | 12 |

| Changes from Original (May 2014) to Revision A | Page |
|---|-------------|
| • Added <i>Pin to Pin Compatible</i> to <i>Features</i> list | 1 |
| • Moved T_{stg} spec from <i>Handling Ratings</i> table to <i>Absolute Maximum Ratings</i> table | 4 |
| • Changed <i>Thermal Information</i> | 4 |
| • Added body diodes to <i>Functional Block Diagrams</i> | 8 |
| • Changed text in <i>Input Capacitor</i> section for clarity | 16 |
| • Added more Switching Frequency graphs to <i>Application Curves</i> section | 21 |
| • Changed resistor value at the LED from 0.1 Ω to 0.3 Ω in <i>Figure 40</i> | 25 |
| • Deleted decoupling capacitor from figures in the <i>Various Output Voltages</i> section | 26 |
| • Added <i>Receiving Notification of Documentation Updates</i> and <i>Community Resources</i> sections..... | 30 |

5 Device Comparison Table

| PART NUMBER | OUTPUT VOLTAGE | PACKAGE MARKING |
|--------------|----------------|-----------------|
| TPS62150A-Q1 | adjustable | PA8IQ |
| TPS62152A-Q1 | 3.3V | 152Q1 |
| TPS62153A-Q1 | 5V | PA8JQ |

6 Pin Configuration and Functions



Pin Functions

| PIN ⁽¹⁾ | | I/O | DESCRIPTION |
|---------------------|-------|-----|---|
| NAME | NO. | | |
| SW | 1,2,3 | O | Switch node, which is connected to the internal MOSFET switches. Connect inductor between SW and output capacitor. |
| PG | 4 | O | Output power good (High = VOUT ready, Low = VOUT below nominal regulation) ; open drain (requires pull-up resistor) |
| FB | 5 | I | Voltage feedback of adjustable version. Connect resistive voltage divider to this pin. It is recommended to connect FB to AGND on fixed output voltage versions for improved thermal performance. |
| AGND | 6 | | Analog Ground. Must be connected directly to the Exposed Thermal Pad and common ground plane. |
| FSW | 7 | I | Switching Frequency Select (Low=2.5MHz, High=1.25MHz for typical operation) ⁽²⁾ |
| DEF | 8 | I | Output Voltage Scaling (Low = nominal, High = nominal + 5%) ⁽²⁾ |
| SS/TR | 9 | I | Soft-Start / Tracking Pin. An external capacitor connected to this pin sets the internal voltage reference rise time. It can be used for tracking and sequencing. |
| AVIN | 10 | I | Supply voltage for control circuitry. Connect to same source as PVIN. |
| PVIN | 11,12 | I | Supply voltage for power stage. Connect to same source as AVIN. |
| EN | 13 | I | Enable input (High = enabled, Low = disabled) ⁽²⁾ |
| VOS | 14 | I | Output voltage sense pin and connection for the control loop circuitry. |
| PGND | 15,16 | | Power Ground. Must be connected directly to the Exposed Thermal Pad and common ground plane. |
| Exposed Thermal Pad | | | Must be connected to AGND (pin 6), PGND (pin 15,16) and common ground plane ⁽³⁾ . Must be soldered to achieve appropriate power dissipation and mechanical reliability. |

(1) For more information about connecting pins, see [Detailed Description](#) and [Application and Implementation](#) sections.

(2) An internal pull-down resistor keeps logic level low, if pin is floating.

(3) See [Figure 50](#).

7 Specifications

7.1 Absolute Maximum Ratings

| See ⁽¹⁾ | | MIN | MAX | UNIT |
|----------------------------|---|------|--------------|------|
| Pin voltage ⁽²⁾ | AVIN, PVIN | -0.3 | 20 | V |
| | EN, SS/TR, SW (DC) | -0.3 | $V_{IN}+0.3$ | |
| | SW (AC), less than 10ns ⁽³⁾ | -2 | 24.5 | |
| | DEF, FSW, FB, PG, VOS | -0.3 | 7 | V |
| Power Good sink current | PG | | 10 | mA |
| Temperature | Operating junction temperature range, T_J | -40 | 150 | °C |
| T_{stg} | Storage temperature range | -65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network ground terminal.
- (3) While switching.

7.2 Handling Ratings

| | | VALUE | UNIT |
|----------------------------|-------------------------|---|-------|
| $V_{(ESD)}$ ⁽¹⁾ | Electrostatic discharge | Human body model (HBM), per AEC Q100-002 ⁽²⁾ | ±2000 |
| | | Charged device model (CDM), per AEC Q100-011 | ±500 |

- (1) Electrostatic discharge (ESD) measures device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.
- (2) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

| | MIN | TYP | MAX | UNIT |
|--|-----|-----|-----|------|
| Supply Voltage, V_{IN} (at AVIN and PVIN) | 3 | | 17 | V |
| Output Voltage Range, V_{OUT} (TPS62150A-Q1) | 0.9 | | 6 | V |
| Operating junction temperature, T_J | -40 | | 125 | °C |

7.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | TPS6215xA-Q1 | UNIT |
|-------------------------------|--|--------------|------|
| | | RGT | |
| | | 16 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 45 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 53.6 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 17.4 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 1.1 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 17.4 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | 4.5 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

 over junction temperature range ($T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$), typical values at $V_{IN} = 12\text{V}$ and $T_A = 25^\circ\text{C}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|--|--|--|-----|-----------------|------|------------------|-----|
| SUPPLY | | | | | | | |
| V_{IN} | Input voltage range | | 3 | | 17 | V | |
| I_Q | Operating quiescent current | EN=High, $I_{OUT} = 0\text{mA}$, device not switching | | 17 | 30 | μA | |
| I_{SD} | Shutdown current ⁽¹⁾ | EN=Low | | 1.5 | 25 | μA | |
| V_{UVLO} | Undervoltage lockout threshold | Falling Input Voltage (PWM mode operation) | 2.6 | 2.7 | 2.8 | V | |
| | | Hysteresis | | 200 | | mV | |
| T_{SD} | Thermal shutdown temperature | | | 160 | | $^\circ\text{C}$ | |
| | Thermal shutdown hysteresis | | | 20 | | | |
| CONTROL (EN, DEF, FSW, SS/TR, PG) | | | | | | | |
| V_H | High level input threshold voltage (EN, DEF, FSW) | | 0.9 | | | V | |
| V_L | Low level input threshold voltage (EN, DEF, FSW) | | | | 0.3 | V | |
| I_{LKG} | Input leakage current (EN, DEF, FSW) | EN= V_{IN} or GND; DEF= V_{OUT} or GND; FSW=GND | | 0.01 | 1 | μA | |
| V_{TH_PG} | Power good threshold voltage | Rising (% V_{OUT}) | 92% | 95% | 98% | | |
| | | Falling (% V_{OUT}) | 87% | 90% | 94% | | |
| V_{OL_PG} | Power good output low | $I_{PG} = -2\text{mA}$ | | 0.07 | 0.3 | V | |
| I_{LKG_PG} | Input leakage current (PG) | $V_{PG} = 1.8\text{V}$ | | 1 | 400 | nA | |
| $I_{SS/TR}$ | SS/TR pin source current | | 2.3 | 2.5 | 2.7 | μA | |
| POWER SWITCH | | | | | | | |
| $R_{DS(ON)}$ | High-side MOSFET ON-resistance | $V_{IN} \geq 6\text{V}$ | | 90 | 170 | m Ω | |
| | | $V_{IN} = 3\text{V}$ | | 120 | | | |
| | Low-side MOSFET ON-resistance | $V_{IN} \geq 6\text{V}$ | | 40 | 70 | m Ω | |
| | | $V_{IN} = 3\text{V}$ | | 50 | | | |
| I_{LIMF} | High-side MOSFET forward current limit | $V_{IN} = 12\text{V}$, $T_A = 25^\circ\text{C}$ | 1.4 | 1.7 | 2.2 | A | |
| OUTPUT | | | | | | | |
| V_{REF} | Internal reference voltage | | | 0.8 | | V | |
| I_{LKG_FB} | Input leakage current (FB) | $V_{FB} = 0.8\text{V}$ | | 1 | 100 | nA | |
| V_{OUT} | Output voltage range (TPS62150A-Q1) | $V_{IN} \geq V_{OUT}$ | 0.9 | | 6.0 | V | |
| | DEF (Output voltage programming) | DEF=0 (GND) | | V_{OUT} | | | |
| | | DEF=1 (V_{OUT}) | | $V_{OUT} + 5\%$ | | | |
| | Output voltage accuracy ⁽²⁾ | PWM mode operation, $V_{IN} \geq V_{OUT} + 1\text{V}$ | | -1.8% | | 1.8% | |
| | | Power Save Mode operation, $C_{OUT} = 22\mu\text{F}$ | | -2.3% | | 2.8% | |
| | Load regulation | $V_{IN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$, PWM mode operation | | | 0.05 | | %/A |
| Line regulation | $3\text{V} \leq V_{IN} \leq 17\text{V}$, $V_{OUT} = 3.3\text{V}$, $I_{OUT} = 1\text{A}$, PWM mode operation | | | 0.02 | | %/V | |

(1) Current into AVIN+PVIN pin.

(2) This is the regulation accuracy of the voltage at the FB pin (adjustable version) and of the output voltage (fixed version).

7.6 Typical Characteristics




Figure 1. Quiescent Current




Figure 2. Shutdown Current




Figure 3. High-side Switch Resistance





Figure 4. Low-side Switch Resistance

8 Parameter Measurement Information


Table 1. List of Components

| REFERENCE | DESCRIPTION | MANUFACTURER |
|-----------|-----------------------------------|----------------------------------|
| IC | 17V, 1A Step-Down Converter, VQFN | TPS62150AQRGT, Texas Instruments |
| L1 | 2.2μH, 0.165 x 0.165 in | XFL4020-222MEB, Coilcraft |
| C1 | 10μF, 25V, Ceramic, 1210 | Standard |
| C3 | 22μF, 6.3V, Ceramic, 0805 | Standard |
| C5 | 3300pF, 25V, Ceramic, 0603 | |
| R1 | depending on Vout | |
| R2 | depending on Vout | |
| R3 | 100kΩ, Chip, 0603, 1/16W, 1% | Standard |



Copyright © 2017, Texas Instruments Incorporated

Figure 5. Measurement Setup (High Switching Frequency)



Copyright © 2017, Texas Instruments Incorporated

Figure 6. Measurement Setup (Low Switching Frequency)


9 Detailed Description

9.1 Overview

The TPS6215xA-Q1 synchronous switched mode power converters are based on DCS-Control™ (Direct Control with Seamless Transition into Power Save Mode), an advanced regulation topology, that combines the advantages of hysteretic, voltage mode and current mode control including an AC loop directly associated to the output voltage. This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage. It sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To get accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

The DCS-Control™ topology supports PWM (Pulse Width Modulation) mode for medium and heavy load conditions and a Power Save Mode at light loads. During PWM, it operates at its nominal switching frequency in continuous conduction mode. This frequency is typically about 2.5MHz or 1.25MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter enters Power Save Mode to sustain high efficiency down to very light loads. In Power Save Mode the switching frequency decreases linearly with the load current. Since DCS-Control™ supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless without effects on the output voltage.

9.2 Functional Block Diagram




* This pin is connected to a pull down resistor internally (see Feature Description section).

Copyright © 2017, Texas Instruments Incorporated

Figure 7. TPS62150A-Q1 (Adjustable Output Voltage)

Functional Block Diagram (continued)



Copyright © 2017, Texas Instruments Incorporated

Figure 8. TPS62153A-Q1 (5V Fixed Output Voltage)

9.3 Feature Description

9.3.1 Pulse Width Modulation (PWM) Operation

The TPS6215xA-Q1 operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of 2.5 MHz or 1.25MHz, selectable with the FSW pin. The frequency variation in PWM is controlled and depends on V_{IN} , V_{OUT} and the inductance. The device operates in PWM mode as long the output current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM). PSM operation occurs if the output current becomes smaller than half the inductor's ripple current.

9.3.2 Power Save Mode Operation

The built-in Power Save Mode of the TPS6215xA-Q1 is entered seamlessly, if the load current decreases. This secures a high efficiency in light load operation. The device remains in Power Save Mode as long as the inductor current is discontinuous.

In Power Save Mode, the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of Power Save Mode happens within the entire regulation scheme and is seamless in both directions.

Feature Description (continued)

TPS6215xA-Q1 includes a fixed on-time circuitry. This on-time, in steady-state operation with FSW=Low, can be estimated as:

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \cdot 400ns \quad (1)$$

For very small output voltages, an absolute minimum on-time of about 80ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, which keeps efficiency high. Also the off-time can reach its minimum value at high duty cycles. The output voltage remains regulated in such case. Using t_{ON} , the typical peak inductor current in Power Save Mode can be approximated by:

$$I_{LPSM(peak)} = \frac{(V_{IN} - V_{OUT})}{L} \cdot t_{ON} \quad (2)$$

When V_{IN} decreases to typically 15% above V_{OUT} , the TPS6215xA-Q1 won't enter Power Save Mode, regardless of the load current. The device maintains output regulation in PWM mode.

9.3.3 100% Duty-Cycle Operation

The duty cycle of the buck converter is given by $D=V_{out}/V_{in}$ and increases as the input voltage comes close to the output voltage. In this case, the device starts 100% duty cycle operation turning on the high-side switch 100% of the time. The high-side switch stays turned on as long as the output voltage is below the internal set point. This allows the conversion of small input to output voltage differences, e.g. for longest operation time of battery-powered applications. In 100% duty cycle mode, the low-side FET is switched off.

The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, can be calculated as:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} (R_{DS(on)} + R_L) \quad (3)$$

where

I_{OUT} is the output current,

$R_{DS(on)}$ is the $R_{DS(on)}$ of the high-side FET and

R_L is the DC resistance of the inductor used.

9.3.4 Enable / Shutdown (EN)

When Enable (EN) is set High, the device starts operation. Shutdown is forced if EN is pulled Low with a shutdown current of typically 1.5 μ A. During shutdown, the internal power MOSFETs as well as the entire control circuitry are turned off. The internal resistive divider pulls down the output voltage smoothly. The EN signal must be set externally to High or Low. The typical threshold values are 0.65V (rising) and 0.45V (falling). An internal pull-down resistor of about 400k Ω is connected and keeps EN logic low, if Low is set initially and then the pin gets floating. It is disconnected if the pin is set High.

Connecting the EN pin to an appropriate output signal of another power rail provides sequencing of multiple power rails.

Feature Description (continued)

9.3.5 Soft Start / Tracking (SS/TR)

The internal soft start circuitry controls the output voltage slope during startup, avoiding excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high-impedance power sources or batteries. When EN is set to start device operation, the device starts switching after a delay of about 50µs and VOUT rises with a slope controlled by an external capacitor connected to the SS/TR pin. See [Figure 38](#) and [Figure 39](#) for typical startup operation.

Using very small capacitor (or leaving SS/TR pin un-connected) provides fastest startup behavior. The TPS6215xA-Q1 can start into a pre-biased output. During monotonic pre-biased startup, both of the power MOSFETs are not allowed to turn on until the device's internal ramp sets an output voltage above the pre-bias voltage. If the device is set to shutdown (EN=GND), undervoltage lockout or thermal shutdown, an internal resistor pulls the SS/TR pin down to ensure a proper low level. Returning from those states causes a new startup sequence as set by the SS/TR connection.

A voltage supplied to SS/TR can be used for tracking a master voltage. The output voltage will follow this voltage in both directions up and down (see [Application and Implementation](#) section).

9.3.6 Current Limit And Short Circuit Protection

The TPS6215xA-Q1 is protected against heavy load and short circuit events. At heavy loads, the current limit determines the maximum output current. If the current limit is reached, the high-side FET turns off. Avoiding shoot through current, the low-side FET switches on to allow the inductor current to decrease. The high-side FET turns on again, only if the current in the low-side FET has decreased below the low-side current limit threshold.

The output current of the device is limited by the current limit (see [Electrical Characteristics](#)). Due to internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic current limit can be calculated as follows:

$$I_{peak(typ)} = I_{LIMF} + \frac{V_L}{L} \cdot t_{PD} \quad (4)$$

where

I_{LIMF} is the static current limit, specified in the ,

L is the inductor value,

V_L is the voltage across the inductor ($V_{IN} - V_{OUT}$) and

t_{PD} is the internal propagation delay.

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high side switch peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMF} + \frac{(V_{IN} - V_{OUT})}{L} \cdot 30ns \quad (5)$$

9.3.7 Power Good (PG)

The TPS6215xA-Q1 has a built in power good (PG) function to indicate whether the output voltage has reached its appropriate level or not. The PG signal can be used for startup sequencing of multiple rails. The PG pin is an open-drain output that requires a pull-up resistor (to any voltage below 7V). It can sink 2mA of current and maintain its specified logic low level. TPS6215xA-Q1 features PG=Low when the device is turned off due to EN, UVLO or thermal shutdown and can be used to actively discharge Vout (see [Figure 42](#)). VIN must remain present for the PG pin to stay Low. If unused, the PG pin may be left floating.

Feature Description (continued)

Table 2. Power Good Pin Logic Table

| Device State | | PG Logic Status | |
|----------------------|------------------------------------|-----------------|-----|
| | | High Impedance | Low |
| Enable (EN=High) | $V_{FB} \geq V_{TH_PG}$ | √ | |
| | $V_{FB} \leq V_{TH_PG}$ | | √ |
| Shutdown (EN=Low) | | | √ |
| UVLO | $0.7\text{ V} < V_{IN} < V_{UVLO}$ | | √ |
| Thermal Shutdown | $T_J > T_{SD}$ | | √ |
| Power Supply Removal | $V_{IN} < 0.7\text{ V}$ | √ | |

9.3.8 Pin-Selectable Output Voltage (DEF)

The output voltage of the TPS6215xA-Q1 can be increased by 5% above the nominal voltage by setting the DEF pin to High ⁽¹⁾. When DEF is Low, the device regulates to the nominal output voltage. Increasing the nominal voltage allows adapting the power supply voltage to the variations of the application hardware. More detailed information on voltage margining using TPS6215xA-Q1 can be found in [SLVA489](#). A pull down resistor of about 400kOhm is internally connected to the pin, to ensure a proper logic level if the pin is high impedance or floating after initially set to Low. The resistor is disconnected if the pin is set High.

9.3.9 Frequency Selection (FSW)

To get high power density with very small solution size, a high switching frequency allows the use of small external components for the output filter. However switching losses increase with the switching frequency. If efficiency is the key parameter, more than solution size, the switching frequency can be set to half (1.25 MHz typ.) by pulling FSW to High. Running with lower frequency a higher efficiency, but also a higher output voltage ripple, is achieved. Pull FSW to Low for high frequency operation (2.5 MHz typ.). To get low ripple and full output current at the lower switching frequency, it's recommended to use an inductor of at least 2.2uH. The switching frequency can be changed during operation, if needed. A pull down resistor of about 400kΩ is internally connected to the pin, acting the same way as at the DEF Pin (see [Pin-Selectable Output Voltage \(DEF\)](#) above).

9.3.10 Under Voltage Lockout (UVLO)

If the input voltage drops, the under voltage lockout prevents misoperation of the device by switching off both the power FETs. The under voltage lockout threshold is set typically to 2.7V. The device is fully operational for voltages above the UVLO threshold and turns off if the input voltage trips the threshold. The converter starts operation again once the input voltage exceeds the threshold by a hysteresis of typically 200mV.

9.3.11 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 160°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes Low. When T_J decreases below the hysteresis amount, the converter resumes normal operation, beginning with Soft Start. To avoid unstable conditions, a hysteresis of typically 20°C is implemented on the thermal shutdown temperature.

9.4 Device Functional Modes

9.4.1 Operation above $T_J=125^\circ\text{C}$

The operating junction temperature of the device is specified up to 125°C. In power supply circuits, the self heating effect causes that the junction temperature, T_J , is even higher than the ambient temperature T_A . Depending on T_A and the load current, the maximum operating T_J can be exceeded. However, the electrical characteristics are specified up to a T_J of 125°C only. The device operates as long as thermal shutdown threshold is not triggered.

(1) Maximum allowed voltage is 7V. Therefore it's recommended to connect it to VOUT, not VIN.

Device Functional Modes (continued)

9.4.2 Operation with $V_{IN} < 3V$

The device is functional for supply voltages below 3V and above the UVLO threshold. Parameters may differ from specified values. The minimum V_{IN} value of 3V is not violated by UVLO threshold and hysteresis variations.

9.4.3 Operation with separate EN Control

The EN pin can be connected to V_{IN} or be controlled separately. While the EN control voltage level can be lower than the actual V_{IN} value, it must not exceed V_{IN} , to avoid damage of the device. This might happen at low V_{IN} , during startup or power sequencing.


10 Application and Implementation

10.1 Application Information

TPS62150xA-Q1 are synchronous switch mode step-down converters, able to convert a 3V to 17V input voltage into a lower, 0.9V to 6V, output voltage, providing up to 1A load current. The following section gives guidance on choosing external components to complete the power supply design. [Application Curves](#) are included for the typical application shown below.

10.2 Typical Application

10.2.1 TPS62150A-Q1 Point-Of-Load Step Down Converter



Copyright © 2016, Texas Instruments Incorporated

Figure 9. Typical Schematic for 3.3V Step-Down Converter

10.2.1.1 Design Requirements

The step-down converter design can be adapted to different output voltage and load current needs by choosing external components appropriate. The following design procedure is adequate for whole VIN, VOUT and load current range of TPS62150A-Q1. Using [Table 3](#), the design procedure needs minimum effort.

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS62150A-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

Typical Application (continued)

10.2.1.2.2 Programming The Output Voltage

The TPS6215xA-Q1 can be programmed for output voltages from 0.9V to 6V by using a resistive divider from VOUT to AGND. The voltage at the FB pin is regulated to 800mV. The value of the output voltage is set by the selection of the resistive divider from Equation 6 (see Figure 5). It is recommended to choose resistor values which allow a current of at least 2uA, meaning the value of R2 shouldn't exceed 400kΩ. Lower resistor values are recommended for highest accuracy and most robust design. For applications requiring lowest current consumption, the use of fixed output voltage versions is recommended.

$$R_1 = R_2 \left(\frac{V_{OUT}}{0.8V} - 1 \right) \quad (6)$$

In case the FB pin gets opened, the device clamps the output voltage at the VOS pin internally to about 7.4V.

10.2.1.2.3 External Component Selection

The external components have to fulfill the needs of the application, but also the stability criteria of the device's control loop. The TPS6215xA-Q1 is optimized to work within a range of external components. The LC output filter's inductance and capacitance must be considered together, creating a double pole, responsible for the corner frequency of the converter (see *Output Filter And Loop Stability*). Table 3 can be used to simplify the output filter component selection.

Table 3. Recommended LC Output Filter Combinations⁽¹⁾

| | 4.7μF | 10μF | 22μF | 47μF | 100μF | 200μF | 400μF |
|--------|-------|------|------------------|------|-------|-------|-------|
| 0.47μH | | | | | | | |
| 1μH | | | √ | √ | √ | √ | |
| 2.2μH | | √ | √ ⁽²⁾ | √ | √ | √ | |
| 3.3μH | | √ | √ | √ | √ | | |
| 4.7μH | | | | | | | |

(1) The values in the table are nominal values.

(2) This LC combination is the standard value and recommended for most applications.

The TPS6215xA-Q1 can be run with an inductor as low as 1μH. FSW should be set Low in this case. However, for applications running with the low frequency setting (FSW=High) or with low input voltages, 2.2μH is recommended.

More detailed information on further LC combinations can be found in [SLVA463](#).

10.2.1.2.4 Inductor Selection

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PSM transition point and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). Equation 7 and Equation 8 calculate the maximum inductor current under static load conditions.

$$I_{L(max)} = I_{OUT(max)} + \frac{\Delta I_{L(max)}}{2} \quad (7)$$

$$\Delta I_{L(\max)} = V_{OUT} \cdot \left(\frac{1 - \frac{V_{OUT}}{V_{IN(\max)}}}{L_{(\min)} \cdot f_{SW}} \right) \quad (8)$$

where

- $I_L(\max)$ is the maximum inductor current,
- ΔI_L is the Peak to Peak Inductor Ripple Current,
- $L(\min)$ is the minimum effective inductor value and
- f_{SW} is the actual PWM Switching Frequency.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and solution size as well. The following inductors have been used with the TPS6215xA-Q1 and are recommended for use:

Table 4. List of Inductors⁽¹⁾

| Type | Inductance [μH] | Current [A] ⁽²⁾ | Dimensions [LxBxH] mm | MANUFACTURER |
|----------------|-----------------|----------------------------|-----------------------|--------------|
| XFL4020-102ME_ | 1.0 μH, ±20% | 4.7 | 4 x 4 x 2.1 | Coilcraft |
| XFL4020-152ME_ | 1.5 μH, ±20% | 4.2 | 4 x 4 x 2.1 | Coilcraft |
| XFL4020-222ME_ | 2.2 μH, ±20% | 3.8 | 4 x 4 x 2.1 | Coilcraft |
| IHLP1212BZ-11 | 1.0 μH, ±20% | 4.5 | 3 x 3.6 x 2 | Vishay |
| IHLP1212BZ-11 | 2.2 μH, ±20% | 3.0 | 3 x 3.6 x 2 | Vishay |
| SRP4020-3R3M | 3.3μH, ±20% | 3.3 | 4.8 x 4 x 2 | Bourns |
| VLC5045T-3R3N | 3.3μH, ±30% | 4.0 | 5 x 5 x 4.5 | TDK |

(1) See [Third-Party Products Disclaimer](#).

(2) Lower of I_{RMS} at 40°C rise or I_{SAT} at 30% drop.

The inductor value also determines the load current at which Power Save Mode is entered:

$$I_{load(PSM)} = \frac{1}{2} \Delta I_L \quad (9)$$

Using [Equation 8](#), this current level can be adjusted by changing the inductor value.

10.2.1.2.5 Output Capacitor

The recommended value for the output capacitor is 22μF. The architecture of the TPS6215xA-Q1 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it's recommended to use an X7R or X5R dielectric. Using a higher value can have some advantages like smaller voltage ripple and a tighter DC output accuracy in Power Save Mode (see [SLVA463](#)).

Note: In power save mode, the output voltage ripple depends on the output capacitance, its ESR and the peak inductor current. Using ceramic capacitors provides small ESR and low ripple.

10.2.1.2.6 Input Capacitor

For most applications, 10 μF is sufficient and is recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage during transient events and also decouples the converter from the supply. A low ESR multilayer ceramic capacitor is recommended for best filtering and should be placed between PVIN and PGND as close as possible to those pins. An RC, low-pass filter from PVIN to AVIN may be used but is not required.

10.2.1.2.7 Soft Start Capacitor

A capacitance connected between SS/TR pin and AGND allows a user programmable start-up slope of the output voltage. A constant current source supports 2.5µA to charge the external capacitance. The capacitor required for a given soft-start ramp time for the output voltage is given by:

$$C_{SS} = t_{SS} \cdot \frac{2.5\mu A}{1.25V} [F] \quad (10)$$

where

C_{SS} is the capacitance (F) required at the SS/TR pin and

t_{SS} is the desired soft-start ramp time (s).

NOTE

DC Bias effect: High capacitance ceramic capacitors have a DC Bias effect, which will have a strong influence on the final effective capacitance. Therefore the right capacitor value has to be chosen carefully. Package size and voltage rating in combination with dielectric material are responsible for differences between the rated capacitor value and the effective capacitance.

10.2.1.2.8 Tracking Function

If a tracking function is desired, the SS/TR pin can be used for this purpose by connecting it to an external tracking voltage. The output voltage tracks that voltage. If the tracking voltage is between 50mV and 1.2V, the FB pin tracks the SS/TR pin voltage as described in Equation 11 and shown in Figure 10.

$$V_{FB} \approx 0.64 \cdot V_{SS/TR} \quad (11)$$





Figure 10. Voltage Tracking Relationship

Once the SS/TR pin voltage reaches about 1.2V, the internal voltage is clamped to the internal feedback voltage and device goes to normal regulation. This works for rising and falling tracking voltages with the same behavior, as long as the input voltage is inside the recommended operating conditions. For decreasing SS/TR pin voltage, the device doesn't sink current from the output. So, the resulting decrease of the output voltage may be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is $V_{IN}+0.3V$.

If the input voltage drops into undervoltage lockout or even down to zero, the output voltage will go to zero, independent of the tracking voltage. Figure 11 shows how to connect devices to get ratiometric and simultaneous sequencing by using the tracking function.



Copyright © 2016, Texas Instruments Incorporated

Figure 11. Sequence for Ratiometric and Simultaneous Startup

The resistive divider of R1 and R2 can be used to change the ramp rate of VOUT2 faster, slower or the same as VOUT1.

A sequential startup is achieved by connecting the PG pin of VOUT1 to the EN pin of VOUT2. Ratiometric start up sequence happens if both supplies are sharing the same soft start capacitor. Equation 10 calculates the soft start time, though the SS/TR current has to be doubled. Details about these and other tracking and sequencing circuits are found in SLVA470.

Note: If the voltage at the FB pin is below its typical value of 0.8V, the output voltage accuracy may have a wider tolerance than specified.

10.2.1.2.9 Output Filter And Loop Stability

The devices of the TPS6215xA-Q1 family are internally compensated to be stable with L-C filter combinations corresponding to a corner frequency to be calculated with Equation 12:

$$f_{LC} = \frac{1}{2\pi \sqrt{L \cdot C}} \quad (12)$$

Proven nominal values for inductance and ceramic capacitance are given in Table 3 and are recommended for use. Different values may work, but care has to be taken on the loop stability which is affected. More information including a detailed LC stability matrix can be found in SLVA463.

The TPS6215xA-Q1 includes an internal 25pF feedforward capacitor, connected between the VOS and FB pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors of the feedback divider, per equation Equation 13 and Equation 14:

$$f_{zero} = \frac{1}{2\pi \cdot R_1 \cdot 25pF} \quad (13)$$

$$f_{pole} = \frac{1}{2\pi \cdot 25 pF} \cdot \left(\frac{1}{R_1} + \frac{1}{R_2} \right) \quad (14)$$

Though the TPS6215xA-Q1 is stable without the pole and zero being in a particular location, adjusting their location to the specific needs of the application can provide better performance in Power Save mode and/or improved transient response. An external feedforward capacitor can also be added. A more detailed discussion on the optimization for stability versus transient response can be found in [SLVA289](#) and [SLVA466](#).

10.2.1.3 Application Curves

At $V_{IN}=12V$, $V_{OUT}=3.3V$ and $T_A=25^\circ C$, FSW=Low, (unless otherwise noted)




Figure 12. Efficiency vs. Output Current




Figure 13. Efficiency vs. Input Voltage




Figure 14. Efficiency vs. Output Current




Figure 15. Efficiency vs. Input Voltage




Figure 16. Efficiency vs. Output Current




Figure 17. Efficiency vs. Input Voltage




Figure 18. Efficiency vs. Output Current




Figure 19. Efficiency vs. Input Voltage




Figure 20. Efficiency vs. Output Current




Figure 21. Efficiency vs. Input Voltage




Figure 22. Output Voltage Accuracy (Load Regulation)




Figure 23. Output Voltage Accuracy (Line Regulation)




Figure 24. Switching Frequency vs Input Voltage




Figure 25. Switching Frequency vs Output Current




Figure 26. Switching Frequency vs Input Voltage




Figure 27. Switching Frequency vs Output Current




Figure 28. Switching Frequency vs Input Voltage




Figure 29. Switching Frequency vs Output Current




Figure 30. Switching Frequency vs Input Voltage




Figure 31. Switching Frequency vs Output Current




Figure 32. Typical Operation in PWM Mode ($I_{OUT} = 1A$)




Figure 33. Typical Operation in Power Save Mode ($I_{OUT} = 10mA$)




Figure 34. PWM-PSM-Transition




Figure 35. Load Transient Response (0.5 to 1 to 0.5 A)




Figure 36. Load Transient Response of Figure 35, Rising Edge




Figure 37. Load Transient Response of Figure 35, Falling Edge




Figure 38. Start Up Into 100mA





Figure 39. Start Up Into 1A

10.2.2 System Examples

10.2.2.1 Regulated Power LED Supply

The TPS62150A-Q1 can be used as a power supply for power LEDs. The FB pin can be easily set down to lower values than nominal by using the SS/TR pin. With that, the voltage drop on the sense resistor is low, avoiding excessive power loss. Since this pin provides 2.5µA, the feedback pin voltage can be adjusted by an external resistor per Equation 15. This drop, proportional to the LED current, is used to regulate the output voltage (anode voltage) to a proper level to drive the LED. Both analog and PWM dimming are supported with the TPS62150A-Q1. Figure 40 shows an application circuit, tested with analog dimming:



Copyright © 2016, Texas Instruments Incorporated

Figure 40. Single Power LED Supply


The resistor at SS/TR sets the FB voltage to a level of about 300mV and is calculated from Equation 15.

$$V_{FB} = 0.64 \cdot 2.5\mu A \cdot R_{SS/TR} \quad (15)$$

The device now supplies a constant current, set by the resistor at the FB pin, by regulating the output voltage accordingly. The minimum input voltage has to be rated according the forward voltage needed by the LED used. More information is available in the Application Note SLVA451.

10.2.2.2 Inverting Power Supply

The TPS62150A-Q1 can be used as inverting power supply by rearranging external circuitry as shown in Figure 41.



Copyright © 2016, Texas Instruments Incorporated

Figure 41. -3.3 V Inverting Power Supply

As the former GND node now represents a voltage level below system ground, the voltage difference between V_{IN} and V_{OUT} has to be limited for operation to the maximum supply voltage of 17V (see Equation 16).

$$V_{IN} + |V_{OUT}| \leq V_{IN\ max} \quad (16)$$

The transfer function of the inverting power supply configuration differs from the buck mode transfer function, incorporating a Right Half Plane Zero additionally. The loop stability has to be adapted and an output capacitance of at least 22 μ F is recommended. A detailed design example is given in [SLVA469](#).

10.2.2.3 Active Output Discharge

The TPS6215xA-Q1 pulls the PG pin Low, when the device is shut down by EN, UVLO or thermal shutdown. Connecting PG to Vout through a resistor can be used to discharge Vout in those cases (see Figure 42).




Figure 42. Output Discharge Using PG Pin

The discharge rate can be adjusted by R3, which is also used to pull up the PG pin in normal operation. For reliability, keep the maximum current into the PG pin less than 10mA.

10.2.2.4 Various Output Voltages

The TPS62150A-Q1 can be set for different output voltages between 0.9V and 6V. Some examples are shown below.






Figure 43. 5-V Power Supply Using TPS62153A-Q1 Fixed V_{OUT} Version




Copyright © 2016, Texas Instruments Incorporated

Figure 44. 3.3V/1A Power Supply




Copyright © 2016, Texas Instruments Incorporated

Figure 45. 2.5V/1A Power Supply




Copyright © 2016, Texas Instruments Incorporated

Figure 46. 1.8V/1A Power Supply




Copyright © 2016, Texas Instruments Incorporated

Figure 47. 1.5V/1A Power Supply



Copyright © 2016, Texas Instruments Incorporated

Figure 48. 1.2V/1A Power Supply


Copyright © 2016, Texas Instruments Incorporated

Figure 49. 1V/1A Power Supply

11 Power Supply Recommendations

The TPS6215xA-Q1 devices are designed to operate from a 3 to 17V input voltage supply. To avoid insufficient supply current due to line drop, ringing due to trace inductance at the VIN terminal or supply peak current limitations, additional bulk capacitance may be required. In the case ringing that is caused by the interaction with the ceramic input capacitors, an electrolytic or tantalum type capacitor may be needed for damping.

12 Layout

12.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore the PCB layout of the TPS6215xA-Q1 demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses, increased EMI radiation and noise sensitivity. The layout also influences the thermal performance of the solution by its power dissipation capabilities.

See [Figure 50](#) for the recommended layout of the TPS62150A-Q1, which is designed for common external ground connections. Therefore both AGND and PGND pins are directly connected to the Exposed Thermal Pad. On the PCB, the direct common ground connection of AGND and PGND to the Exposed Thermal Pad and the system ground (ground plane) is mandatory. Also connect the VOS pin in the shortest way to the VOUT potential at the output capacitor.

Provide low inductive and resistive paths for loops with high di/dt. Therefore paths conducting the switched load current should be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore the input and output capacitance should be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct an alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB and VOS need to be connected with short wires and not nearby high dv/dt signals (e.g. SW). As they carry information about the output voltage, they should be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin and on AVIN as well as the FB resistors, R1 and R2, should be kept close to the IC and connect directly to those pins and the AGND pin.

The Exposed Thermal Pad must be soldered to the circuit board for mechanical reliability and to achieve appropriate power dissipation.

The recommended layout is implemented on the EVM and shown in its Users Guide, [SLVU437](#). Additionally, the EVM Gerber data are available for download here, [SLVC394](#).

12.2 Layout Example




Figure 50. Layout Example with TPS62150A-Q1

13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 5. Related Links

| PARTS | PRODUCT FOLDER | ORDER NOW | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|--------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| TPS62150A-Q1 | Click here | Click here | Click here | Click here | Click here |
| TPS62152A-Q1 | Click here | Click here | Click here | Click here | Click here |
| TPS62153A-Q1 | Click here | Click here | Click here | Click here | Click here |

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks

DCS-Control, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


13.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




RGT0016C

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPS62150AQRGTRQ1 | ACTIVE | VQFN | RGT | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PA8IQ | Samples |
| TPS62150AQRGTTQ1 | ACTIVE | VQFN | RGT | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PA8IQ | Samples |
| TPS62152AQRGTRQ1 | PREVIEW | VQFN | RGT | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 152Q1 | |
| TPS62153AQRGTRQ1 | ACTIVE | VQFN | RGT | 16 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PA8JQ | Samples |
| TPS62153AQRGTTQ1 | ACTIVE | VQFN | RGT | 16 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PA8JQ | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS62150A-Q1 :

- Catalog: [TPS62150A](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS62150AQRGTRQ1 | VQFN | RGT | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS62150AQRGTTQ1 | VQFN | RGT | 16 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS62153AQRGTRQ1 | VQFN | RGT | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS62153AQRGTTQ1 | VQFN | RGT | 16 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS62150AQRGTRQ1 | VQFN | RGT | 16 | 3000 | 552.0 | 367.0 | 36.0 |
| TPS62150AQRGTTQ1 | VQFN | RGT | 16 | 250 | 552.0 | 185.0 | 36.0 |
| TPS62153AQRGTRQ1 | VQFN | RGT | 16 | 3000 | 552.0 | 367.0 | 36.0 |
| TPS62153AQRGTTQ1 | VQFN | RGT | 16 | 250 | 552.0 | 185.0 | 36.0 |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated