

Small, 10-A, 4.5-V to 17-V Input, SWIFT™ Synchronous Step-Down Converter with Light-Load Efficiency

Check for Samples: [TPS54020](#)

FEATURES

- Integrated 8-mΩ and 6-mΩ MOSFETs
- Thermally Enhanced 3.5 mm × 3.5 mm HotRod™ Package
- Peak Current Mode Control
- Eco-mode™ Pulse Skip for Higher Efficiency
- Overcurrent Protection for Both MOSFETs
- Selectable Overcurrent Protection Schemes
- Selectable Overcurrent Protection Levels
- Split Power Rail: 1.6 V to 17 V on PVIN
- 0.6 V Voltage Reference With ±1% Accuracy
- 200-kHz to 1.2-MHz Switching Frequency
- Synchronizes to External Clock
- Start-Up into Pre-biased Outputs
- Over-Temperature and Overvoltage Protection
- –40°C to 150°C Operating Junction Temperature Range
- Adjustable Soft-Start/Power Sequencing
- Power Good Output Monitor for Undervoltage and Overvoltage
- SYNC_OUT Function Provides Output Clock Signal 180° Out-of-Phase
- Supported by WEBENCH® Software Tool
- For SWIFT™ Documentation and WEBENCH®, visit <http://www.ti.com/swift>

APPLICATIONS

- Power for FPGAs, SoCs, DSPs and Processors
- Wireless, Data, and Cloud Infrastructure
- Gaming, DTV, STB and Smart Grid Systems



DESCRIPTION

The TPS54020 is a 10-A, 4.5-V to 17-V input SWIFT™ converter. The innovative 3.5 mm × 3.5 mm HotRod™ package optimizes high-density step-down designs. The TPS54020 is a full featured converter.

High efficiency is achieved through the innovative integration and packaging of the high-side and low-side MOSFETs. The TPS54020 operates at continuous current mode (CCM) at higher load conditions, and transitions to Eco-mode™ while skipping pulses to boost the efficiency at light loads.

Current limiting on both MOSFETs provides device and system protection. Cycle-by-cycle current limiting in the high-side MOSFET protects for overload situations. Low-side MOSFET zero current detection turns off the low-side MOSFET while operating under light loads. Three selectable current limit thresholds allow a good fit for various applications. A hiccup or cycle-by-cycle overcurrent protection scheme is also selectable.

Thermal shutdown protection disables switching when die temperature exceeds the thermal shutdown trip point and enables switching after the built-in thermal hysteresis and shutdown hiccup time.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SWIFT, HotRod, Eco-mode are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.

DESCRIPTION (CONTINUED)

The SS pin controls the output voltage start-up ramp and allows for selectable soft-start times. Power supply sequencing is also available by configuring the enable (EN) and the open drain power good (PWRGD) pins.

Two TPS54020 devices may be synchronized 180° out-of-phase by using the SYNC_OUT and CLK pins.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

T _J	PACKAGE	PINS	OUTPUT SUPPLY	MINIMUM QUANTITY	ORDERABLE NUMBER
-40°C to 150°C	HotRod VQFN	15	Small tape and reel	250	TPS54020RUWT
			Large tape and reel	3000	TPS54020RUWR

(1) For the most current package and ordering information, see the *Package Option Addendum* at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		VALUE		UNIT
		MIN	MAX	
Input voltage	VIN, PVIN	-0.3	20	V
	EN	-0.3	6	
	BOOT	-0.3	27	
	COMP, HICCUP, ILIM, SS/TR, SYNC_OUT, VSENSE	-0.3	3	
	PWRGD, RT/CLK	-0.3	6	
Output voltage	BOOT-PH	0	7.5	V
	PH	-1	20	
	PH (10-ns transient)	-3	20	
Source current	RT/CLK		±100	µA
	PH		Current Limit	A
Sink current	PH		Current Limit	A
	PVIN		Current Limit	A
	COMP		±200	µA
	PWRGD	-0.1	5	mA
Electrostatic discharge	(HBM) QSS 009-105 (JESD22-A114A)		2	kV
	(CDM) QSS 009-147 (JESD22-C101B.01)		500	V
Operating junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		TPS54020	UNITS
		RUW (15 PINS)	
θ_{JA}	Junction-to-ambient thermal resistance	16.6 ⁽²⁾	°C/W
$\theta_{JC(top)}$	Junction-to-case (top) thermal resistance	28.8	
θ_{JB}	Junction-to-board thermal resistance	19.0	
ψ_{JT}	Junction-to-top characterization parameter	0.7	
ψ_{JB}	Junction-to-board characterization parameter	18.9	
$\theta_{JC(bottom)}$	Junction-to-case (bottom) thermal resistance	0.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.

(2) Applicable only to the EVM in free space with no airflow.

ELECTRICAL CHARACTERISTICS

$T_J = -40^\circ\text{C}$ to 150°C , $V_{IN} = 4.5\text{V}$ to 17V , $P_{VIN} = 4.5\text{V}$ to 17V (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN AND PVIN PINS)						
	PVIN operating input voltage		1.6		17	V
	VIN operating input voltage		4.5		17	V
	VIN Internal UVLO Threshold	VIN Rising		4	4.5	V
	VIN Internal UVLO hysteresis			150		mV
	VIN shutdown supply current	$V_{EN} = 0\text{V}$		2	10	μA
	VIN operating – non switching supply current	$V_{VSENSE} = 610\text{mV}$		600	1000	μA
ENABLE AND UVLO (EN PIN)						
V_{EN}	Enable threshold	Rising		1.22	1.26	V
		Falling	1.10	1.17		V
$I_{IN(EN)}$	Input current	$V_{EN} = 1.1\text{V}$		-1.15		μA
	Hysteresis current	$V_{EN} = 1.3\text{V}$		-3.3		μA
VOLTAGE REFERENCE						
V_{REF}	Voltage reference	$0\text{A} \leq I_{OUT} \leq 10\text{A}$, $-40^\circ\text{C} \leq T_A \leq 150^\circ\text{C}$	0.594	0.6	0.606	V
MOSFET						
DRVH	High-side switch resistance	BOOT-PH= 3 V		9.5	18	$\text{m}\Omega$
		BOOT-PH= 6 V ⁽¹⁾		8	14	$\text{m}\Omega$
DRVL	Low-side switch resistance ⁽¹⁾	$V_{VIN} = 12\text{V}$		6	11	$\text{m}\Omega$
ERROR AMPLIFIER						
	Error amplifier input bias current	$V_{VIN} = 12\text{V}$		50		nA
g_M	Error amplifier transconductance	$-2\ \mu\text{A} < I_{COMP} < 2\ \mu\text{A}$, $V_{COMP} = 1\text{V}$		1300		μS
	Error amplifier dc gain	$V_{VSENSE} = 0.6\text{V}$	1000	3000		V/V
	Error amplifier source/sink	$V_{COMP} = 1\text{V}$, 100 mV Overdrive		± 100		μA
	Start switching threshold	V_{COMP}		0.27		V
g_M	COMP to I_{SWITCH} transconductance	$I_{LIM} = \text{NC}$		20		A/V
		$I_{LIM} = \text{RTN}$		17		
		499 k Ω (1%) between ILIM and RTN		13		

(1) Measured at pins.


ELECTRICAL CHARACTERISTICS (continued)T_J = –40°C to 150°C, V_{IN} = 4.5V to 17V, P_{VIN} = 4.5V to 17V (unless otherwise noted)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT LIMIT					
High-side switch current limit threshold	I _{LIM} = NC	13.4	15.1	16.5	A
	I _{LIM} = RTN	11.2	12.75	14	
High-side switch current limit threshold	499 kΩ (1%) between ILIM and RTN	8.3	9.4	10.2	A
Low-side switch sourcing current limit	I _{LIM} = NC	11	13	15	A
	I _{LIM} = RTN	9	10.5	12	
Low-side switch sourcing current limit	499 kΩ (1%) between ILIM and RTN	6.5	8	9.5	A
Low-side switch sinking current limit	–ve current denotes current sourced from PH pin		–200	–800	mA
Overcurrent protection scheme	(HICCUP = RTN)		Cycle-by-cycle		
Hiccup delay before re-start	HICCUP OPEN		16384		Cycles
Hiccup wait time	HICCUP OPEN		128		Cycles
THERMAL SHUTDOWN					
Thermal shutdown			175		°C
Thermal shutdown hysteresis			10		°C
Thermal shutdown hiccup time			16384		Cycles
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)					
Switching frequency	R _{RT/CLK} = 250 kΩ (1%)	185	205	230	kHz
	R _{RT/CLK} = 100 kΩ (1%)	475	500	525	
	R _{RT/CLK} = 50 kΩ (1%)	890	990	1090	
Minimum CLK pulse width			20		ns
RT/CLK high threshold				2	V
RT/CLK low threshold		0.8			V
RT/CLK falling edge to PH rising edge delay	Measure at 500 kHz with RT resistor in series		66		ns
PLL frequency range		200		1200	kHz
SYNC_OUT (SYNC_OUT PIN)					
Phase with RT/CLK			180		Degree
SYNC_OUT low threshold				0.8	V
SYNC_OUT high threshold		2			V

ELECTRICAL CHARACTERISTICS (continued)
 $T_J = -40^{\circ}\text{C}$ to 150°C , $V_{IN} = 4.5\text{V}$ to 17V , $PVIN = 4.5\text{V}$ to 17V (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
PH (PH PIN)						
$t_{ON(min)}$	Minimum on-time	Measured at 90% to 90% of V_{IN} , $I_{PH} = 2\text{ A}$		112	165	ns
$I_{PH(LK)}$	PH leakage current	$V_{VIN} = 17\text{ V}$, $V_{OUT} = 0.6\text{ V}$, $T_A = 150^{\circ}\text{C}$		300		μA
BOOT (BOOT PIN)						
	BOOT-PH UVLO			2.1	3	V
SOFT-START AND TRACKING (SS/TR PIN)						
I_{SS}	Soft-start charge current		2.1	2.3	2.5	μA
	SS/TR to VSENSE matching	$V_{SS/TR} = 0.4\text{ V}$		22	45	mV
POWER GOOD (PWRGD PIN)						
VSENSE threshold		V_{VSENSE} falling (Fault)		91		% V_{REF}
		V_{VSENSE} rising (Good)		95		
		V_{VSENSE} rising (Fault)		108		
		V_{VSENSE} falling (Good)		104		
	Output high leakage	$V_{VSENSE} = V_{REF}$, $V_{PWRGD} = 5.5\text{ V}$		3	100	nA
	Output low	$I_{PWRGD} = 2\text{ mA}$			0.3	V
	Minimum input voltage for valid output	$V_{PWRGD} < 0.5\text{V}$ at $100\text{ }\mu\text{A}$		0.6	1	V
	Minimum soft-start voltage for valid PWRGD				1.4	V


PIN ASSIGNMENTS



PIN FUNCTIONS

PIN		DESCRIPTION
NAME	NO.	
BOOT	6	A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the high-side MOSFET (BOOT UVLO), the PH node is forced low so that the capacitor is refreshed
COMP	12	Error amplifier current output, and input to the output switch current comparator. Connect frequency compensation to this pin.
EN	15	A divider network must be used to implement an under voltage lockout function. To disable switching and reduce quiescent current, this pin must be pulled to ground.
HICCUP	2	Overcurrent protection scheme select pin.
ILIM	3	Current limit threshold select pin.
PGND	9	Power Ground. Return for the Low-side MOSFET.
PH	8	Switch node
PVIN	7	Power input. Supplies the power switches of the power converter.
PWRGD	5	Power good fault pin. Asserts low if output voltage is out of regulation due to thermal shutdown, dropout, overvoltage, EN shutdown or during soft-start.
RT/CLK	10	Automatically selects between RT mode and CLK mode. An external timing resistor adjusts the switching frequency of the device; In CLK mode, the device synchronizes to an external clock.
RTN	11	Return for control circuitry.
SS	14	Soft-start pin. An external capacitor connected to this pin sets the internal voltage reference rise time. The voltage on this pin overrides the internal reference. It can be used for sequencing.
SYNC_OUT	4	Synchronization output provides a clock signal 180° out-of-phase with the power switch.
VIN	1	Supplies the control circuitry of the power converter.
VSENSE	13	Inverting node of the transconductance (gm) error amplifier

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS




Figure 1. High-Side MOSFET On-Resistance vs Junction Temperature




Figure 2. Low-Side MOSFET On-Resistance vs Junction Temperature




Figure 3. Voltage Reference vs Junction Temperature




Figure 4. Oscillator Frequency vs Junction Temperature




Figure 5. Shutdown Quiescent Current vs Junction Temperature




Figure 6. EN Pin Hysteresis Current vs Junction Temperature, $V_{EN} = 1.3 V$

TYPICAL CHARACTERISTICS (continued)




Figure 7. EN Pin Pull-Up Current vs Junction Temperature, V_{EN} = 1.1 V




Figure 8. EN Pin UVLO Threshold vs Junction Temperature, V_{VIN} = 12 V




Figure 9. Non-switching Operating Current vs vs Junction Temperature




Figure 10. Soft-Start Charge Current vs Junction Temperature




Figure 11. (V_{SS}-V_{SENSE}) Offset vs Junction Temperature




Figure 12. Power Good Threshold vs Junction Temperature

TYPICAL CHARACTERISTICS (continued)




Figure 13. High-Side MOSFET Current Limit vs Junction Temperature, $V_{IN} = 12\text{ V}$




Figure 14. Minimum On-Time vs Temperature




Figure 15. BOOT-PH UVLO vs Junction Temperature

OVERVIEW

The TPS54020 is a 17-V, 10-A, synchronous step-down (buck) converter with two integrated N-channel MOSFETs. To improve performance during line and load transients the TPS54020 implements a constant frequency, peak current mode control which also simplifies external frequency compensation. The wide switching frequency range between 200 kHz and 1200 kHz allows for efficiency and size optimization when selecting the output filter components. A resistor to ground on the RT/CLK pin adjusts the switching frequency. The TPS54020 also has an internal phase lock loop (PLL) controlled by the RT/CLK pin that can be used to synchronize the switching cycle to the falling edge of an external system clock.

The TPS54020 starts up safely into pre-biased loads. The device implements an internal under voltage lockout (UVLO) feature on the VIN pin with a nominal START voltage of 4 V and a nominal hysteresis of 150mV. If the design requires more hysteresis due to an input source that droops with load, or if different START and STOP thresholds are required, this functionality can be achieved by using the EN pin. The EN pin has a hysteretic internal pull-up current source that can be used to adjust the input voltage UVLO with two external resistors. The total operating current for the TPS54020 is approximately 600uA when not switching and under no load. When the TPS54020 is disabled, the supply current is typically less than 2 μ A.

The integrated MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 10 A. The MOSFETs are sized to optimize efficiency for low to medium duty cycle applications

The TPS54020 reduces the external component count by integrating the boot recharge circuit. A capacitor connected between the BOOT and PH pins supplies the bias voltage for the integrated high-side MOSFET. A UVLO circuit from BOOT to PH monitors the boot capacitor voltage. This monitoring ensures that the BOOT voltage is sufficient for proper high-side MOSFET gate drive current by allowing the device to pull the PH pin low to recharge the boot capacitor. The TPS54020 can operate at 100% duty cycle during transient conditions while the boot capacitor voltage is higher than the preset BOOT-PH UVLO threshold which is typically 2.1 V. The output voltage can be stepped down to as low as the 0.6-V voltage reference (V_{REF}).

The TPS54020 has a power good comparator (PWRGD) with hysteresis which monitors the output voltage through the VSENSE pin. The PWRGD pin is an open-drain MOSFET which is pulled low when the VSENSE pin voltage is less than 91% or greater than 108% of the reference voltage (V_{REF}) and asserts high when the VSENSE pin voltage is 95% to 104% of V_{REF} .

The SS (soft-start) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor or resistor divider should be coupled to the pin for soft-start or critical power supply sequencing requirements.

The device has three preset current limit thresholds to fit 10-A, 8-A, and 6-A applications. [Table 1](#) shows ILIM pin setting selections.

Table 1. Current Limit Thresholds

ILIM to RTN IMPEDANCE (k Ω)	CURRENT LIMIT OPTION (A)
NC	10
SHORT	8
499	6

The TPS54020 protects from output overvoltage, overload and thermal fault conditions. The TPS54020 minimizes excessive output overvoltage transients by taking advantage of the overvoltage circuit power good comparator. When the overvoltage comparator activates, the high-side MOSFET turns off and the device prevents it from turning on until the VSENSE pin voltage is lower than 104% of V_{REF} . The TPS54020 implements both high-side MOSFET overload protection and bi-directional, low-side MOSFET overload protection which helps control the inductor current and avoid current runaway.

The device uses hiccup or cycle-by-cycle overcurrent protection features as listed in [Table 2](#).

Table 2. Overcurrent Protection

HICCUP TO RTN IMPEDANCE	CURRENT LIMIT OPTION
OPEN	16384 Cycle Hiccup
SHORT	Cycle-Cycle

The TPS54020 shuts down if the junction temperature is higher than the thermal shutdown trip point of 175°C. Once the junction temperature drops to 10°C (typical) below the thermal shutdown trip point, the internal thermal shutdown hiccup timer begins to count. The TPS54020 restarts under the control of the soft-start circuit automatically after the thermal shutdown hiccup time reaches (16384 cycles).

The TPS54020 operates in CCM (continuous conduction mode) at load conditions where the inductor current is always positive (towards the load). To boost efficiency at lighter load conditions, the device enters pulse skipping mode and turns OFF the low-side MOSFET when inductor current tries to reverse.

For applications that require two converters to be synchronized together, the SYNC_OUT and RT/CLK pins can be used. The two converters can be configured to operate 180° out-of-phase by using the SYNC_OUT signal from one of the devices and applying it to the RT/CLK pin of the other device.

DETAILED DESCRIPTION

Fixed Frequency PWM Control

The device uses adjustable fixed-frequency, peak current mode control. External resistors on the VSENSE pin sense the output voltage. The device compares this sensed voltage to an internal 0.6-V voltage reference by a transconductance error amplifier. The resulting error signal is a current, and this current drives the COMP pin.

An internal oscillator initiates the turn ON of the high-side power switch. The device converts the COMP pin voltage into a current reference which is compared to the high-side power switch current. When the power switch current reaches current reference generated by the COMP voltage level, the high-side power switch is turned OFF and the low-side power switch is turned ON until the next clock cycle. At lighter load conditions, the low-side MOSFET turns OFF when the inductor approaches zero, which results in pulse skipping mode.

Continuous Current Mode Operation (CCM)

As a synchronous buck converter, the device normally works in CCM (continuous conduction mode) under load conditions where the inductor current is always positive. It is possible for the device to exhibit extended ON or OFF times (longer than 1 clock cycle) during large signal conditions such as a severe load up-transient (extended ON time) or current limit or OV (extended OFF time).

Eco-mode Light-Load Efficiency Operation

The TPS54020 operates in pulse skip mode (see [Figure 18](#)) at light-load currents to improve efficiency by reducing switching, gate drive and circulating current losses. When the output voltage is in regulation and the peak switch current at the end of any switching cycle remains below the pulse skipping current threshold, the device enters pulse skip mode. This current threshold is the current level corresponding to a nominal COMP voltage of 270 mV.

When in pulse skip mode, the device clamps the COMP pin voltage to 270 mV and inhibits the high-side MOSFET. Further decreases in load current cannot drive the COMP pin below this clamp voltage level.

When the device is not switching while in pulse skip mode, the output voltage tends to decay. As the voltage control loop compensates for the falling output voltage, the COMP pin voltage begins to rise. At this time, the device enables the high-side MOSFET, and a switching pulse initiates on the next clock cycle. The COMP pin voltage sets the peak switch current. The output voltage re-charges to the regulation set point value, and then the demand for peak switch current will decrease. Eventually the COMP pin voltage once again falls below the pulse skip mode threshold at which time the device again enters pulse skip mode.

Bias circuits in the BOOT regulator and high-side MOSFET gate drive both return bias current out from the PH pin. While this current is small and in the range of 150 μ A (nominal), during very light load conditions, it is possible that the output voltage rises above the desired output voltage setpoint due to this current. If the application design anticipates that system loads could fall below this current level, it is recommended to add a fixed resistor load to the design that dissipates this current. An easy implementation of this fixed load can be achieved with the feedback voltage divider resistors. The recommendation is to use a lower divider resistor value of 2.5 k Ω or lower in this case, and this lower divider resistor should be installed even when the output voltage setpoint is 0.6 V.




Figure 16. TPS54020 in Continuous Conduction Mode




Figure 17. TPS54020 in Discontinuous Conduction Mode




Figure 18. TPS54020 in Pulse Skipping Mode

Input Voltage and Power Input Voltage Pins (VIN and PVIN)

The device allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN pin voltage supplies the internal control circuits of the device. The PVIN pin voltage provides the input voltage to the power stage of the device. If tied together, the input voltage for VIN and PVIN can range from 4.5 V to 17 V. If using the VIN separately from PVIN, the VIN pin must be between 4.5 V and 17 V, and the PVIN pin can range from as low as 1.6 V to 17 V. The device provides an internal UVLO function on the VIN pin, but in cases where more hysteresis or different thresholds are required, a voltage divider connected to the EN pin can be used. When using an external divider, it is recommended to design the minimum turn OFF threshold at 4.2 V or greater, and the minimum turn ON threshold at 4.4 V or greater. These minimum thresholds are required to avoid interference between the user-defined UVLO threshold levels and the device internal UVLO.

Voltage Reference (V_{REF})

The voltage reference system produces a precise $\pm 1\%$ voltage reference over temperature by scaling the output of a temperature stable bandgap circuit.

Adjusting the Output Voltage

The output voltage is set by the resistor divider network of R_{UPPER} and R_{LOWER} . It is recommended that the lower divider resistor, R_{LOWER} , maintain a range between 1 k Ω and 3 k Ω . During light-load conditions, this resistor range provides enough load current to exceed the bias leakage current that may be sourced by the PH pin. To change the output voltage of a design, it is necessary to change the value of the resistor R_{UPPER} . Changing the value of R_{UPPER} can change the output voltage between 0.6 V and 5 V. The value of R_{UPPER} for a specific output voltage can be calculated using [Equation 1](#).

$$R_{UPPER} = \frac{(V_{OUT} - V_{REF}) \times R_{LOWER}}{V_{REF}} \quad (1)$$

The minimum output setpoint voltage cannot be less than the reference voltage of 0.6 V, but it may also be limited by the minimum ON time of the high-side MOSFET. The maximum output voltage can be limited by bootstrap voltage (BOOT-PH voltage). See more details located in the [Minimum Output Voltage](#) and [Bootstrap Voltage \(BOOT\) and Low Dropout Operation](#) sections.

Safe Start-up into Pre-Biased Outputs

The device prevents the low-side MOSFET from discharging a pre-biased output. During pre-biased startup, the low-side MOSFET does not turn on until the high-side MOSFET has started switching. The high-side MOSFET does not start switching until the soft-start voltage exceeds the voltage at the VSENSE pin.

Error Amplifier

The transconductance error amplifier compares the VSENSE pin voltage to either the SS pin voltage or the internal 0.6 V voltage reference, whichever is lower. The transconductance of the error amplifier is 1300 μ A/V during normal operation. The frequency compensation network is connected between the COMP pin and ground.

Slope Compensation

The device adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations when operating conditions demand greater than 50% duty cycle. The available peak inductor current remains constant over the full duty cycle range.

Enable and Adjusting Undervoltage Lockout

The EN pin provides electrical on and off control of the device. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent state. The EN pin has an internal hysteretic current source, allowing the user to design the ON and OFF threshold voltages with a resistor divider at the EN pin. If an application requires controlling the EN pin, use open drain or open collector output logic to interface with the pin.

The EN pin can be configured as shown in [Figure 19](#), [Figure 20](#), and [Figure 21](#). It is recommended to set the UVLO hysteresis to be greater than 500mV in order to avoid repeated chatter during start up or shut down. The EN pin has a small fixed pull-up current i_P which sets the current source value before the start-up sequence. The device includes the second current source i_H when the threshold voltage has been exceeded. In order to achieve clean transitions between the OFF and ON states, it is recommended that the turn OFF threshold is no less than 4.2 V, and the turn ON threshold is no less than 4.4 V on the VIN pin.

The UVLO thresholds can be calculated using [Equation 2](#) and [Equation 3](#).




Figure 19. Adjustable VIN Undervoltage Lockout




Figure 20. Adjustable PVIN Undervoltage Lockout, PVIN ≥ 4.5 V




Figure 21. Adjustable VIN and PVIN Undervoltage Lockout

R3, the top UVLO divider resistor is calculated using [Equation 2](#).

$$R3 = \frac{V_{START} \times \left(\frac{V_{EN(falling)}}{V_{EN(rising)}} \right) - V_{STOP}}{I_P \times \left(1 - \frac{V_{EN(falling)}}{V_{EN(rising)}} \right) + I_H} \tag{2}$$

R5, the bottom UVLO divider resistor is calculated in [Equation 3](#).

$$R5 = \frac{R3 \times V_{EN(falling)}}{V_{STOP} - V_{EN(falling)} + R3 \times (I_P + I_H)}$$

In this example

- $I_H = 3.3 \mu A$
- $I_P = 1.15 \mu A$
- $V_{ENRISING} = 1.22 V$
- $V_{ENFALLING} = 1.17 V$

Adjustable Switching Frequency and Synchronization (RT/CLK)

The RT/CLK pin can be used to set the switching frequency of the device in two modes. In RT mode, a resistor (RT resistor) is connected between the RT/CLK pin and GND. The switching frequency of the device is adjustable from 200 kHz to 1200 kHz. In CLK mode, an external clock is connected directly to the RT/CLK pin. The device is synchronized to the external clock frequency with an internal PLL. The CLK mode overrides the RT mode. The device detects the proper mode automatically and switches from the RT mode to CLK mode.

Adjustable Switching Frequency (RT Mode)

To determine the R_{RT} resistance for a given switching frequency, use Equation 4, or the curve in Figure 22. In an attempt to reduce the overall solution size, the temptation is to set the switching frequency as high as possible, but the designer should consider the minimum controllable on-time and the tradeoff between f_{SW} and supply efficiency.

$$f_{SW} = 42533.5 \times (R_{RT})^{-0.964356}$$

where

- R_{RT} is in $k\Omega$
- f_{SW} is in kHz

(4)




Figure 22. Timing Resistance vs. Switching Frequency

Synchronization (CLK mode)

An internal phase locked loop (PLL) has been implemented to allow synchronization at frequencies between 200 kHz and 1200 kHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% and 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications where both RT mode and CLK mode are needed, the device can be configured as shown in Figure 23. Before the external clock is present, the device functions in RT mode and the switching frequency is set by the R_{RT} resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the SYNC pin is pulled above the RT/CLK high threshold (2.0 V), the device switches from the RT mode to the CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from CLK mode to RT mode because the internal switching frequency decreases to 100 kHz first before returning to the switching frequency set by the R_{RT} resistor.




Figure 23. Synchronization to External CLK and Rt Mode Interface

Soft-Start (SS) Sequence

The device has two non-inverting inputs to the error amplifier. One input is the 0.6-V reference (V_{REF}), and the other is the SS pin voltage. The device regulates to the lower of these two voltages. A capacitor on the SS pin to ground implements a soft-start time. The internal pull-up current source of 2.3 μ A charges the external soft-start capacitor. The calculations for the soft-start time (t_{SS} , 10% to 90%) and soft-start capacitor (C_{SS}) are shown in [Equation 5](#). The voltage reference (V_{REF}) is 0.6 V and the soft-start charge current (I_{SS}) is 2.3 μ A.

$$C_{SS} = \frac{I_{SS} \times t_{SS}}{V_{REF}}$$

where

- C_{SS} is the soft-start capacitance in nF
- I_{SS} is the soft-start current in μ A
- t_{SS} is the soft-start time in ms
- V_{REF} of the voltage reference in V

(5)

The device stops switching and enters low-current operation when either the input voltage UVLO is triggered, or the EN pin is pulled below 1.2 V, or if a thermal shutdown event occurs. During the subsequent power up sequence, when the shutdown condition is removed, the device does not start switching until it has discharged the SS pin to ground ensuring proper soft-start behavior.

Power Good (PWRGD)

The PWRGD pin is an open drain output. Once the VSENSE pin is between 95% and 104% of the internal voltage reference the PWRGD pin pull-down is de-asserted and the pin floats. It is recommended to use a pull-up resistor between the values of 10k Ω and 100k Ω to a voltage source that is 5.5V or less. The PWRGD is in a defined state once the VIN input voltage is greater than 1V but with reduced current sinking capability. The PWRGD achieves full current sinking capability once the VIN input voltage is above 4.5V. The PWRGD pin is pulled low when the VSENSE pin voltage is lower than 91% or greater than 108% of the nominal internal reference voltage. Also, the PWRGD is pulled low if the input UVLO or thermal shutdowns are asserted, or the EN pin is pulled low, or the SS pin voltage is below 1.4 V.


Bootstrap Voltage (BOOT) and Low Dropout Operation

The device has an integrated bootstrap voltage regulator, and requires a small ceramic capacitor between the BOOT and PH pins to provide the gate drive voltage for the high-side MOSFET. The boot capacitor is charged when the BOOT pin voltage is less than VIN and BOOT-PH voltage is below regulation. The value of this ceramic capacitor should be 0.1 μ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10V or higher is recommended because of the stable characteristics over temperature and voltage. To improve drop out, the device is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than the BOOT-PH UVLO threshold which is typically 2.1 V. When the voltage between BOOT and PH drops below the BOOT-PH UVLO threshold the high-side MOSFET is turned off and the low-side MOSFET is turned on allowing the boot capacitor to be recharged. In applications with split input voltage rails, 100% duty cycle operation can be achieved as long as $(VIN - PVIN) > 4V$.


Sequencing (SS)

Many of the common power supply sequencing methods can be implemented using the SS, EN and PWRGD pins. The sequential method is illustrated in [Figure 24](#) below using two TPS54020 devices. The power good of the first device is coupled to the EN pin of the second device which enables the second power supply once the primary supply reaches regulation.

[Figure 25](#) shows the method of implementing ratio-metric sequencing by connecting the SS pins of the two devices together. The regulator outputs ramp up and reach regulation at the same time. When calculating the soft-start time the pull-up current source must be doubled in [Equation 5](#).



UDG-13032



UDG-13031

Figure 24. Sequential Start Up Sequence

Figure 25. Ratiometric Start Up Sequence

Ratio-metric and simultaneous power supply sequencing can be implemented by connecting the resistor network of RS1 and RS2 shown in Figure 26 to the output of the power supply to which to be tracked, or alternately another voltage reference source. Using Equation 6 and Equation 7, the tracking resistors can be calculated to initiate the V_{OUT2} slightly before, after or at the same time as V_{OUT1} . Equation 8 is the voltage difference between V_{OUT1} and V_{OUT2} . To design a ratio-metric start up in which the V_{OUT2} voltage is slightly greater than the V_{OUT1} voltage when V_{OUT2} reaches regulation, use a negative number in Equation 6 and Equation 7 for ΔV . Equation 8 results in a positive number for applications where the V_{OUT2} is slightly lower than V_{OUT1} when V_{OUT2} regulation is achieved. The ΔV variable is zero volts for simultaneous sequencing. To minimize the effect of the inherent SS to VSENSE offset ($V_{SS(\text{offset})}$, 29 mV) in the soft-start circuit and the offset created by the pull-up current source (I_{SS} , 2.3 μA) and tracking resistors, the $V_{SS(\text{offset})}$ and I_{SS} are included as variables in the equations. To ensure proper operation of the device, the calculated RS1 value from Equation 6 must be greater than the value calculated in Equation 9.

$$RS1 = \frac{V_{OUT2} \times \Delta V}{V_{REF}} \times \frac{V_{SS(\text{offset})}}{I_{SS}} \quad (6)$$

$$RS2 = \frac{V_{REF} \times RS1}{V_{OUT2} + \Delta V - V_{REF}} \quad (7)$$

$$\Delta V = V_{OUT1} - V_{OUT2} \quad (8)$$

$$RS1 > 2800 \times V_{OUT1} - 180 \times \Delta V \quad (9)$$




Figure 26. Ratiometric and Simultaneous Startup Sequence

Output Overvoltage Protection (OVP)

The device incorporates an output overvoltage protection (OVP) circuit to minimize output voltage overshoot. For example, when the load current is abruptly reduced from a high value to a low value, the output voltage response can exceed the OVP trip threshold, especially if the capacitance on the output voltage bus is relatively low value. The OVP feature minimizes the overshoot by comparing the VSENSE pin voltage to the OVP threshold. If the VSENSE pin voltage is greater than the OVP threshold the high-side MOSFET is turned OFF, and the low-side MOSFET is turned ON until the OV is discharged. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET is allowed to turn ON at the next clock cycle.

During an OVP event, the low-side reverse current limit still applies, and the device does not allow current flow into the PH pin.

Overcurrent Protection

The device is protected from overcurrent conditions with cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET.

High-side MOSFET Overcurrent Protection

The device implements current mode control which uses the COMP pin voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared. The high-side switch is turned off when the peak switch current intersects the current reference. High-side overcurrent protection is achieved by clamping the current reference.

Low-side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on, its conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side MOSFET current is less than the low-side MOSFET sourcing current limit at the start of a cycle.

To boost efficiency in light load conditions, the control circuitry does not allow the low-side MOSFET to sink current from the load. When negative low-side MOSFET current is detected, the low-side MOSFET is turned OFF immediately for the rest of that clock cycle. In this scenario both MOSFETs are off until the start of the next cycle.


Additionally, if an output overload condition (as measured by the COMP pin voltage) has lasted for more than the hiccup wait time which is programmed for 128 switching cycles, the device shuts down and restarts only after the hiccup time of 16384 cycles has elapsed. The hiccup mode helps to reduce the device power dissipation under severe overcurrent conditions.

Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds a nominal value of 175°C. Once the junction temperature drops below 165°C typically, the internal thermal hiccup timer begins to count. The device reinitiates the power up sequence after the built-in thermal shutdown hiccup time of 16384 cycles has elapsed.

Small Signal Model for Loop Response

Figure 27 shows an equivalent model for the device control loop which can be modeled in a circuit simulation program to check frequency response and transient responses. The error amplifier is a transconductance amplifier with a g_m of 1300 $\mu\text{A/V}$. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor R_{OEa} (2.38 M Ω) and capacitor $C_{\text{OUT(ea)}}$ (20.7 pF) model the open loop gain and frequency response of the error amplifier. A low amplitude (between 10 mV and 100 mV AC) voltage source between node **a** and node **b** effectively breaks the control loop for the frequency response measurements. Plotting designators **a-c** yields the small signal response of the plant, and plotting designators **c-b** yields the small signal response of the frequency compensation. Plotting designators **a-b** yields the small signal response of the overall loop. The dynamic loop response can be simulated by replacing the R_{LOAD} with a current source with the appropriate load step amplitude and step rate in a time domain analysis.



UDG-13038

Figure 27. Small Signal Model for Loop Response

Simple Small Signal Model for Peak Current Mode Control

Figure 28 is a small signal model that can be used to understand how to design the frequency compensation network. This is a simplified model that does not include the effects of slope compensation. The device power stage, or Plant, can be approximated by a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 10 and consists of a dc gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 27) is the power stage transconductance ($g_{m_{ps}}$) which is 20 A/V for the TPS54020 (when ILIM is open). The DC gain or amplification of the power stage, A_{DC} , is the product of $g_{m_{ps}}$ and the load resistance R_L as shown in Equation 11 with resistive loads. As the load current increases, the DC gain decreases. This variation with load may seem problematic at first glance, but fortunately the dominant pole moves with load current (see Equation 12). The combined effect is highlighted by the dashed line in Figure 29. As the load current decreases, the gain increases and the pole frequency reduces, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation.




Figure 28. Simplified Small Signal Model for Peak Current Mode Control




Figure 29. Simplified Frequency Response for Peak Current Mode Control

The simplified control-to-output transfer function is shown in Equation 10.

$$\frac{V_{OUT}}{V_C} = A_{dc} \times \frac{1 + \left(\frac{s}{2\pi \times f_z} \right)}{1 + \left(\frac{s}{2\pi \times f_p} \right)} \tag{10}$$

The power stage DC gain is shown in Equation 11.

$$A_{dc} = g_{M(PS)} \times R_{LOAD} \tag{11}$$

The pole from load is show in Equation 12.

$$f_p = \frac{1}{C_{OUT} \times R_{LOAD} \times 2\pi} \quad (12)$$

To calculate the zero from the capacitor ESR use [Equation 13](#).

$$f_z = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi}$$

where

- $g_{M(ea)}$ is the transconductance amplifier gain (1300 $\mu A/V$)
 - $g_{M(ps)}$ is the power stage gain (20 A/V)
 - R_{LOAD} is the load resistance
 - C_{OUT} is the output capacitance
 - R_{ESR} is the equivalent series resistance of the output capacitor
- (13)

Small Signal Model for Frequency Compensation

The device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used Type II compensation circuits and a Type III frequency compensation circuit, as shown in [Figure 30](#). In Type IIA, one additional high frequency pole, C10, is added to attenuate high frequency noise. In Type III, one additional capacitor, C7, is added to provide a phase boost at the crossover frequency. See *Designing Type III Compensation for Current Mode Step-Down Converters (SLVA352)* for a complete explanation of Type III compensation.

The design guidelines described in the [Designing the Device Loop Compensation](#) section are provided for advanced designers who prefer to compensate using the general method. The equations below apply only to designs in which ESR zero is above the bandwidth of the control loop. This is usually true with ceramic output capacitors.




Figure 30. Types of Frequency Compensation

NOTE

The comp-to-switch transconductance $g_{M(ps)}$ is dependent on the current limit level that is selected. If a different current limit option is selected, the compensation needs to be redesigned with the new $g_{M(ps)}$.

Designing the Device Loop Compensation

The general design guidelines for device loop compensation are shown in this section.

Step One: Determine the crossover frequency (f_c)

To begin, choose $1/10^{\text{th}}$ of the switching frequency, f_{SW}

Step Two: Determine a value for R6.

Resistor R6 is calculated in [Equation 14](#).

$$R6 = \frac{2\pi \times C_{OUT} \times f_C \times V_{OUT}}{g_{M(ea)} \times V_{REF} \times g_{M(ps)}}$$

where

- $g_{M(ea)}$ is the transconductance amplifier gain (1300 $\mu A/V$)
- $g_{M(ps)}$ is the power stage gain (20 A/V)
- V_{REF} is the reference voltage (0.6V)
-

(14)

Step Three: Calculate the compensation zero.

Place a compensation zero at the dominant pole found in [Equation 12](#). The zero is achieved by the combination of R6 and C8, which is calculated in [Equation 15](#).

$$C8 = \frac{C_{OUT} \times R_{LOAD}}{R6}$$

(15)

Step Four: Calculate the compensation noise pole.

C10 is optional. It can be used to cancel the zero from the ESR (equivalent series resistance) of the output capacitor (C_{OUT}).

$$C10 = \frac{R_{ESR} \times C_{OUT}}{R6}$$

(16)

Step Five: Calculate the compensation phase boost zero.

Type III compensation can be implemented with the addition of one capacitor, C7. This addition allows for slightly higher loop bandwidths and higher phase margins. If used, C7 is calculated from [Equation 17](#)

$$C7 = \frac{1}{2\pi \times R4 \times f_C}$$

(17)

DESIGN EXAMPLE

Step-By-Step Design Procedure


This example details the design of a high frequency switching regulator design using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we start with the known parameters shown in [Table 3](#).

Table 3. Design Example Characteristics

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
V_{OUT}	Output voltage			1.8		V
I_{OUT}	Output current			10		A
	Transient response	5-A load step		$\Delta V_{OUT} \leq 5\%$		A
V_{IN}	Input voltage		8	12	17	V
$V_{OUT(ripple)}$	Output voltage ripple			10		mV _(P-P)
	Start input voltage	Rising input voltage		7.5		V
	Stop Input Voltage	Falling input voltage		7.1		V
f_{SW}	Switching Frequency			500		kHz

Typical Application Schematic

The application schematic shown in [Figure 31](#) meets the requirements shown in [Table 3](#). This circuit is available as the TPS54020EVM-082 evaluation module. The design procedure is given in this section. For more information about Type II and Type III frequency compensation circuits, see *Designing Type III Compensation for Current Mode Step-Down Converters* ([SLVA352](#)).



NOTES:

- 1 DO NOT INSTALL
- 2 ILIM_SEL
9.4A: INSTALL R2 = 500k ohms
12.75A: INSTALL R2 = short
15A: REMOVE R2
- 3 HICUP_SEL
CYCLE-CYCLE: INSTALL R1
16384 CYCLES: REMOVE R1
- 4 R6 and R11 yield Von = 7.5V, Voff = 7.1V

Figure 31. Typical Application Circuit

Operating Frequency

The first step is to decide on a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce smaller a solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which reduce the converter’s efficiency and thermal performance. In this design, a moderate switching frequency of 500 kHz is selected to achieve both a small solution size and a high efficiency operation.

Output Inductor Selection

To calculate the value of the output inductor, use Equation 18. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, K_{IND} is normally from 0.1 to 0.3 for the majority of applications.

$$L_{OUT} = \frac{V_{IN(max)} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN(max)} \times f_{SW}} \tag{18}$$

For this design example, use $K_{IND} = 0.3$ and the inductor value is calculated to be $1.07\mu\text{H}$. For this design, a nearest standard value was chosen at $1.0\mu\text{H}$. For the output filter inductor, it is important that the rms current and saturation current ratings not be exceeded. The rms and peak inductor current are calculated in [Equation 19](#) and [Equation 20](#).

$$I_{RIPPLE} = \frac{(V_{IN(max)} - V_{OUT})}{L1} \times \frac{V_{OUT}}{V_{IN(max)} \times f_{SW}} \quad (19)$$

$$I_{L(rms)} = \sqrt{(I_{OUT})^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times L1 \times f_{SW}} \right)^2} \quad (20)$$

$$I_{L(peak)} = I_{OUT} + \left(\frac{I_{RIPPLE}}{2} \right) \quad (21)$$

For this design, the rms inductor current is calculated to be 10.04 A and the peak inductor current is 11.6A.

The chosen inductor is $1.0\mu\text{H}$, with a saturation current rating of 13 A. The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor. The output capacitor affects three criteria:

- how the regulator responds to a change in load current or load transient
- the output voltage ripple
- the amount of capacitance on the output voltage bus

The last of these three considerations is important when designing regulators that must operate where the electrical conditions are unpredictable. The output capacitance needs to be selected based on the most stringent of these three criteria.

Response to a Load Transient

The desired response to a load transient is the first criteria. The output capacitor needs to supply the load with the required current when not immediately provided by the regulator. When the output capacitor supplies load current, the impedance of the capacitor greatly affects the magnitude of voltage deviation during the transient.

In order to meet the requirements for control loop stability, this peak current mode regulator requires the addition of compensation components in the design of the error amplifier. While these compensation components provide for a stable control loop, they often also reduce the speed with which the regulator can respond to load transients. The delay in the regulator response to load changes can be two or more clock cycles before the control loop reacts to the change. During that time the difference between the old and the new load current must be supplied (or absorbed) by the output capacitance. The output capacitor impedance must be designed to be able to supply or absorb the delta current while maintaining the output voltage within acceptable limits. [Equation 22](#) calculates the minimum capacitance necessary to limit the voltage deviation based on a delay of 2 switching cycles.

$$C_{OUT} > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}}$$

where

- ΔI_{OUT} is the change in output current
 - f_{SW} is the switching frequency
 - ΔV_{OUT} is the allowable change in the output voltage
- (22)

For this example, the transient load response is specified as a 5% change in V_{OUT} for a load step of 5 A. For this example, $\Delta I_{OUT} = 5.0$ A and $\Delta V_{OUT} = 0.05 \times 1.8 = 0.09$ V. Using these numbers gives a minimum capacitance of 222 μ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Output Voltage Ripple

The output voltage ripple is the second criteria. Equation 23 calculates the minimum output capacitance required to meet the output voltage ripple specification.

$$C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{I_{RIPPLE}}{V_{OUT(ripple)}}$$

where

- f_{SW} is the switching frequency
- V_{RIPPLE} is the maximum allowable output voltage ripple
- I_{RIPPLE} is the inductor ripple current. (23)

In this case, the maximum output voltage ripple is 10 mV. Under this requirement, the minimum output capacitance for ripple (as calculated in Equation 24) yields 80.5 μ F. Equation 24 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 24 indicates the ESR should be less than 3 m Ω , and this is the requirement when the impedance of the output capacitance is dominated by ESR, such as with an electrolytic capacitor. However, since the output voltage ripple is a combination of capacitive ripple and resistive ripple, the ESR must be much lower than this result when the capacitance is purely ceramic. This is because the lower capacitance values obtained with ceramic capacitors will result in a larger capacitive ripple component of the total ripple.

$$R_{ESR} = \frac{V_{OUT(ripple)}}{I_{RIPPLE}} \quad (24)$$

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in, which increases the minimum required capacitance value. For this design example, three 100 μ F, 6.3 V, X5R, ceramic capacitors with 2 m Ω each of ESR were selected. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (root mean square) value of the maximum ripple current. Equation 25 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 25 yields 929 mA.

$$I_{C(rms)} = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{\sqrt{12} \times V_{IN(max)} \times L1 \times f_{SW}} \quad (25)$$

Bus Capacitance

The amount of bus capacitance is the third criteria. This requirement is optional. However, extra output bus capacitance should be considered in systems where the electrical environment is unpredictable, or not fully defined, or can be subject to severe events such as hot plug events or even electrostatic discharge (ESD) events.

During a hot plug event, when a discharged load capacitor is plugged into the output of the regulator, the instantaneous current demand required to charge this load capacitance will be far too rapid to be supplied by the control loop. Often the peak charging current can be multiple times higher than the current limit of the regulator. Additional output capacitance will help maintain the bus voltage within acceptable limits. For hot plug events, the amount of required bus capacitance can be calculated if the load capacitance is known, based on the concept of conservation of charge.

An ESD event, or even non-direct lightning surges at the primary circuit level can cause glitches at this converter system level. A glitch of sufficient amplitude to falsely trip OVP or UVLO can cause several clock cycles of disturbance. In such cases it is beneficial to design in more bus capacitance than is required by the simpler load transient and ripple requirements. The amount of extra bus capacitance can be calculated based on maintaining the output voltage within acceptable limits during the disturbance. This capacitance can be as much as required to fully support the load for the duration of the interrupted converter operation.

Input Capacitor Selection

The TPS54020 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 4.7 μF of effective capacitance on the PV_{IN} input voltage pins and another 4.7 μF on the V_{IN} input voltage pin. In some applications additional bulk capacitance may also be required for the PV_{IN} input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple to the device during full load. The input ripple current can be calculated using [Equation 26](#).

$$I_{CIN(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}} \times \frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}}} \quad (26)$$

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. For this example design, a ceramic capacitor with at least a 25-V voltage rating is required to support the maximum input voltage. For this example, two 22- μF , 25-V ceramic capacitors and one 68- μF , 25 V electrolytic capacitor in parallel have been selected for the PV_{IN} voltage rail. For the V_{IN} voltage rail, one 4.7 μF 25V ceramic capacitor was selected. The V_{IN} and PV_{IN} inputs are normally tied together so the TPS54020 may operate from a single supply. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using [Equation 27](#). Using the design example values, $I_{OUT(max)} = 10 \text{ A}$, $C_{IN} = 48.7 \mu\text{F}$, $f_{SW} = 500 \text{ kHz}$, yields an input voltage ripple of 103 mV and a RMS input ripple current of 4.18 Arms. Because an electrolytic capacitor typically features a much higher ESR, it was not included in this calculation. The input capacitor ripple voltage is calculated in [Equation 27](#).

$$\Delta V_{IN} = \frac{I_{OUT(max)} \times 0.25}{C_{IN} \times f_{SW}} \quad (27)$$

Soft-Start Capacitor Selection

The soft-start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The extra current required to charge the output capacitors could cause the TPS54020 to reach the current limit. The soft start current surge from the input may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems. The soft-start capacitor value can be calculated using [Equation 28](#). For the example circuit, the soft-start time is not critical since the output capacitor value is only 300 μF which does not require much current to charge to 1.8 V. The example circuit has the soft-start time set to an arbitrary value of 30 ms which requires a 100 nF capacitor. In this case, I_{SS} is 2.3 μA and V_{REF} is 0.6 V.

$$C_{SS} = \frac{I_{SS} \times t_{SS}}{V_{REF}}$$

where

- C_{SS} is the soft-start capacitance in nF
 - I_{SS} is the soft-start current in μA
 - t_{SS} is the soft-start time in ms
 - V_{REF} of the voltage reference in V
- (28)

Bootstrap Capacitor Selection

A ceramic capacitor with a value of 0.1- μF must be connected between the BOOT and PH pins for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have voltage rating of 10 V or higher.

Under Voltage Lockout Set Point

It is recommended that an external divider be connected to the EN pin for clean transitions from OFF to ON and ON to OFF. The Undervoltage Lock Out (UVLO) can be designed using the external voltage divider network of R6 and R11. R6 is connected between VIN and the EN pin of the TPS54020 and R11 is connected between EN and GND. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 7.5 V (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 7.1 V (UVLO stop or disable). Equation 2 and Equation 3 above can be used to calculate the values for the upper and lower resistor values. For the UVLO voltages specified the nearest standard resistor value for R6 is 69.8 kΩ and for R11 is 13.3 kΩ.

Output Voltage Feedback Resistor Selection

The resistor divider network R7 and R10 is used to set the output voltage. For the example design, R10 was set to 2.55 kΩ. This yields a value of 5.11 kΩ for R7. These relatively low values are used so as to provide some minimum DC load current that is higher than the PH pin bias leakage current.

Minimum Output Voltage

Due to internal design limitations of the TPS54020, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.6 V. However, the output voltage may also be limited to values greater than 0.6 V by the minimum controllable on time. The minimum output voltage in this case is given by Equation 29

$$V_{OUT(min)} = t_{ON(min)} \times f_{SW(max)} \times \left(V_{IN(max)} + I_{OUT(min)} \times (R_{DS2(min)} - R_{DS1(min)}) \right) - I_{OUT(min)} (R_{LOAD} - R_{DS2(min)})$$

where

- $V_{OUT(min)}$ is the minimum achievable output voltage
- $t_{ON(min)}$ is the minimum controllable on-time (135 nsec max)
- $f_{SW(max)}$ is the maximum switching frequency including tolerance
- $V_{IN(max)}$ is the maximum input voltage
- $I_{OUT(min)}$ is the minimum load current
- $R_{DS1(min)}$ is the minimum high-side MOSFET on resistance (36 mΩ to 32 mΩ typical)
- $R_{DS2(min)}$ is the minimum low-side MOSFET on resistance (19 mΩ typical)
- R_{LOAD} is the series resistance of output inductor (29)

Compensation Component Selection

There are several industry techniques used to compensate DC/DC regulators. The method presented here is easy to calculate and yields high phase margins. For most conditions, the regulator has a phase margin between 60 and 90 degrees. The method presented here ignores the effects of the slope compensation that is internal to the TPS54020. Since the slope compensation is ignored, the actual cross over frequency is usually lower than the cross over frequency used in the calculations. Use the PSPICE model for a more accurate design.

First, the modulator pole, $f_{P(mod)}$, and the esr zero, $f_{Z(mod)}$ must be calculated using Equation 30 and Equation 31.

For the output capacitance, use a derated value of 225 μF. As a quick estimate, an f_C value between 3 and 5 times the double pole frequency of the output filter is chosen. In this case an f_C of 35kHz was selected. $f_{P(mod)}$ is 3.93 kHz and $f_{Z(mod)}$ is 10.6 MHz.

$$f_{P(mod)} = \frac{I_{OUT}}{2 \times \pi \times V_{OUT} \times C_{OUT}} \quad (30)$$

$$f_{Z(mod)} = \frac{1}{2 \times \pi \times R_{ESR} \times C_{OUT}} \quad (31)$$

Now the compensation components can be calculated. First calculate the value for C12 which sets the gain of the compensated network at low frequencies far below f_C . Since the desired f_C is 35 kHz, and the expected gain curve is a single pole roll off, then two decades below f_C (which is 350 Hz), the gain should be +40dB. Following this logic, the plant gain at DC is calculated in Equation 32.

$$A_{V_{dc}} = 20 \times \log \left(g_{M(ea)} \times 2.38M \times g_{M(ps)} \times \left(\frac{V_{OUT}}{I_{OUT}} \right) \right) = 80.94 \text{ dB} \quad (32)$$

This implies that at 350 Hz, the compensation pole capacitor C12 should reduce the gain by (80.94-40) = 40.94 dB, or result in a gain of -40.94 dB. (See Equation 33)

$$20 \times \log \left(\frac{Z_C}{2.38M} \right) = -40.94 \text{ dB} \quad (33)$$

$$Z_C = 2.38M \text{eg} \times 10^{\left(\frac{-40.94}{20} \right)} = 21.367k\Omega \text{ (at 350Hz)} \quad (34)$$

$$C = \frac{1}{2\pi \times f_{SW} \times Z_C} = \frac{1}{2\pi \times 350 \times 21.367} = 21.28 \text{ nF}$$

where

- f_{SW} is in kHz

The closest standard value is 22 nF. (35)

From Equation 30, the required compensation zero resulting from R13 should be placed at $f_{P(mod)}$ of 3.93 kHz.

$$f_{Z(comp)} = \frac{1}{2\pi \times R13 \times C12} \quad (36)$$

$$R13 = \frac{1}{2\pi \times f_{Z(comp)} \times C12} = \frac{1}{2\pi \times 3.93 \times 22} = 1.84$$

where

- $f_{Z(comp)}$ is in kHz
- C12 is in nF
- R13 is in k Ω

(37)

This value was adjusted after actual Bode measurements to 3.01 k Ω .

An additional high frequency pole can be used if necessary by adding a capacitor in parallel with the series combination of R13 and C12. The pole frequency can be placed at the ESR zero frequency of the output capacitor as given by Equation 13. Use Equation 38 to calculate the required capacitor value for C10.

$$C10 = \frac{R_{ESR} \times C_{OUT}}{R13} = \frac{666 \mu\Omega \times 225 \mu\text{F}}{3.01 \text{ k}\Omega} = 49 \text{ pF} \quad (38)$$

This value was adjusted upwards to 220pF to reduce jitter.

Application Curves




Figure 32. Load Transient




Figure 33. Start-Up with VIN




Figure 34. Start-Up with EN




Figure 35. Start-Up with Pre-Bias




Figure 36. Output Voltage Ripple with Full Load




Figure 37. Input Voltage Ripple with Full Load




Figure 38. Closed Loop Bode Response




Figure 39. Line Regulation




Figure 40. Load Regulation




Figure 41. Efficiency

Fast Transient Considerations

In applications where fast transient responses are very important, Type III frequency compensation can be used instead of the traditional Type II frequency compensation.

For more information about Type II and Type III frequency compensation circuits, see *Designing Type III Compensation for Current Mode Step-Down Converters* (SLVA352).

PCB Layout Guidelines

Layout is a critical portion of good power supply design. See Figure 42 for a PCB layout example. The top layer contains the main power traces for PVIN, VIN, VOUT and VPHASE. Also on the top layer are connections for several analog pins of the TPS54020 and a large area filled with PGND. The two internal layers are the same and contain mostly power planes, including PGND, Vout, PVIN and VPHASE. The bottom layer contains the remainder of the analog circuit connections, plus power planes similar to the internal layers. The top-side power and ground planes are connected to the bottom and internal power and ground planes with multiple vias placed around the board including several vias directly under the TPS54020 device to provide a thermal path from the top-side power planes to the other layer power planes. There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supply performance.

To help eliminate these noise problems, the PVIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the ground connections. The VIN pin must also be bypassed to ground using a low ESR ceramic capacitor with X5R or X7R dielectric. Make sure to connect this capacitor to the quiet analog ground trace rather than the power ground trace of the PVIn bypass capacitor. Since the PH connection is the switching node, the output inductor should be located close to the PH pin, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The output filter capacitor ground should use the same power ground trace as the PVIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width. The small signal components should be grounded to the analog ground path as shown. The RT/CLK pin is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal trace lengths. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.

Land pattern and stencil information is provided in the data sheet addendum. The dimension and outline information is for the standard RUW package.




Figure 42. TPS54020EVM-082 Top Side Copper




Figure 43. TPS54020EVM-082 Top Side Component Placement




Figure 44. TPS54020EVM-082 Bottom Side Component Placement

REVISION HISTORY

Changes from Original (July 2012) to Revision A **Page**

- Changed the device From: Product Preview To: Production 1
-

Changes from Revision A (September 2012) to Revision B **Page**

- Changed the DETAILED DESCRIPTION section 13
 - Changed the Input Voltage and Power Input Voltage Pins (VIN and PVIN) section 14
 - Changed the DESIGN EXAMPLE section 25
-

Changes from Revision B (February 2013) to Revision C **Page**

- Deleted Note 2 from the Thermal Information table 3
 - Added VIN Internal UVLO Threshold 3
 - Added VIN Internal UVLO hysteresis 3
 - Changed OVERVIEW paragraph "The TPS54020 starts up..." 11
-

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS54020RUWR	ACTIVE	VQFN	RUW	15	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	54020	Samples
TPS54020RUWT	ACTIVE	VQFN	RUW	15	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 150	54020	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54020RUWT	VQFN	RUW	15	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54020RUWT	VQFN	RUW	15	250	210.0	185.0	35.0

RUW (S-PVQFN-N15)

PLASTIC QUAD FLATPACK NO-LEAD



4209401-2/E 07/12

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 -  See the Product Data Sheet for details regarding the exposed power buss dimensions.
 - E. RoHS exempt flip chip application. Internal solder joints may contain Pb.
 - F. Exposed terminals are Pb-free

THERMAL PAD MECHANICAL DATA

RUW (S-PVQFN-N15)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4209411-2/E 09/12

NOTE: All linear dimensions are in millimeters

RUW (R-PVQFN-N15)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com