

www.ti.com SLUSAK2 –AUGUST 2011

High-Efficiency 20-A Synchronous Buck Converter with Eco-mode™

Check for Samples: [TPS53353](http://focus.ti.com/docs/prod/folders/print/tps53353.html#samples)

-
- **Technology VDD Input Voltage Range: 4.5 ^V to ²⁵ ^V**
- **92% efficiency from 12 V to 1.5 V at 20 A**
- **Output Voltage Range: 0.6 ^V to 5.5 ^V APPLICATIONS**
- **5-V LDO Output**
- **Supports Single Rail Input**
- **Integrated Power MOSFETs with 20-A of** • **Telecommunications Infrastructure Continuous Output Current**
-
-
-
- space-conscious power systems. **Selectable Switching Frequency from ²⁵⁰ kHz**
-
-
-
-
- **Pre-Charged Start-up Capability**
-
- **Overvoltage, Undervoltage, UVLO and**
- **Supports All Ceramic Output Capacitors**

SIMPLIFIED APPLICATION

- **¹FEATURES Open-Drain Power Good Indication**
	- **² Conversion Input Voltage Range: 3 V to 15 V Incorporates NexFET**™ **Power Block**
		- **22-pin QFN Package with PowerPAD**™

- **Server/Storage**
- **Workstations and Desktops**
-

• **Auto-Skip Eco-mode**™ **for Light-Load DESCRIPTION Efficiency** TPS53353 is ^a D-CAP™ mode, 20-A synchronous switcher with integrated MOSFETs. It is designed for • **D-CAP**™ **Mode with Fast Transient Response** ease of use, low external component count, and

to 1 MHz with External Resistor This device features 5.5-mΩ / 2.2-mΩ integrated • **Selectable Auto-Skip or PWM-Only Operation** MOSFETs, accurate 1%, 0.6-V reference, and integrated boost switch. A sample of competitive • **Built-in 1% 0.6-V Reference.** features include: 3-V to 15-V wide conversion input • **0.7-ms, 1.4-ms, 2.8-ms and 5.6-ms Selectable** voltage range, very low external component count, **D-CAP™** mode control for super fast transient, auto-skip mode operation, internal soft-start control, • **Integrated Boost Switch** selectable frequency, and no need for compensation.

The conversion input voltage ranges from 3 V to • **Adjustable Overcurrent Limit with Thermal** ¹⁵ V, the supply voltage range is from 4.5 ^V to ²⁵ V, **Compensation** and the output voltage range is from 0.6 ^V to 5.5 V.

Over-Temperature Protection The device is available in 5 mm x 6 mm, 22-pin QFN package and is specified from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Æ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Eco-mode, NexFET, PowerPAD are trademarks of Texas Instruments.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

ABSOLUTE MAXIMUM RATINGS(1)

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

www.ti.com SLUSAK2-AUGUST 2011

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

ELECTRICAL CHARACTERISTICS

Over recommended free-air temperature range, $V_{VDD}=12$ V (unless otherwise noted)

(1) Ensured by design. Not production tested.

ELECTRICAL CHARACTERISTICS

Over recommended free-air temperature range, $V_{VDD}=12$ V (unless otherwise noted)

(1) Not production tested. Test condition is V_{IN}= 12 V, V_{OUT}= 1.1 V, I_{OUT} = 10 A using application circuit shown in [Figure](#page-6-0) 1.
(2) Ensured by design. Not production tested.

www.ti.com SLUSAK2-AUGUST 2011

(1) $N/C = no$ connection

PIN FUNCTIONS

(1) I=Input, O=Output, B=Bidirectional, P=Supply, G=Ground

BLOCK DIAGRAM

www.ti.com SLUSAK2 –AUGUST 2011

APPLICATION CIRCUIT DIAGRAM

Figure 2. Typical Application Circuit Diagram with Ceramic Output Capacitors

Figure 3. VDD Supply Current vs. Junction Temperature

Figure 7. Switching Frequency vs. Output Current Figure 8. Switching Frequency vs. Output Current

Figure 5. TRIP Pin Current vs. Junction Temperature Figure 6. OVP/UVP Trip Threshold vs. Junction Temperature

Texas **NSTRUMENTS**

www.ti.com SLUSAK2 – AUGUST 2011

Figure 11. Switching Frequency vs. Output Voltage Figure 12. Output Voltage vs. Output Current

Figure 9. Switching Frequency vs. Output Current Figure 10. Switching Frequency vs. Output Current

NSTRUMENTS

FXAS

10 Copyright © 2011, Texas Instruments Incorporated

Time (2 ms/div) Figure 23. Shutdown Waveforms Figure 24. UVLO Start-Up Waveforms

TEXAS NSTRUMENTS

Figure 27. CCM to DCM Transition Waveforms Figure 28. DCM to CCM Transition Waveforms

TYPICAL CHARACTERISTICS (continued) FCCM Skip Mode V_{IN} = 12 V, V_{OUT} = 1.1 V **VIN = 12 V, VOUT = 1.1 V** I_{OUT} from 0 A to 10 A, 2.5 A/ μ s **IOUT from 0 A to 10 A, 2.5 A/**m**s VOUT (20 mV/div) VOUT (20 mV/div) IOUT (5 A/div) IOUT (5 A/div) Time (100 µs/div) Time (100 µs/div) Figure 29. FCCM Load Transient Figure 30. Skip Mode Load Transeint** **VOUT (1 V/div) IOUT 2 A then Short Output IOUT from 20 A to 25 A** $V_{1N} = 12 V$ **LL (10 V/div)**

IL (10 A/div)

IOUT (25 A/div)

Figure 31. Overcurrent Protection Waveforms Figure 32. Output Short Circuit Protection Waveforms

Time (10 ms/div)

Texas **NSTRUMENTS**

SLUSAK2 –AUGUST 2011 **www.ti.com**

Time (1 s/div) Figure 33. Over-temperature Protection Waveforms

APPLICATION INFORMATION

General Description

The TPS53353 is a high-efficiency, single channel, synchronous buck converter suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP™ mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 3 V up to 15 V and the VDD bias voltage is from 4.5 V to 25 V. The D-CAP™ mode uses the equivalent series resistance (ESR) of the output capacitor(s) to sense the device current . One advantage of this control scheme is that it does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or VREG. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

The TPS53353 has a MODE pin to select between auto-skip mode and forced continuous conduction mode (FCCM) for light load conditions. The MODE pin also sets the selectable soft-start time ranging from 0.7 ms to 5.6 ms as shown in [Table](#page-14-0) 1.

Enable, Soft Start, and Mode Selection

When the EN pin voltage rises above the enable threshold voltage (typically 1.2 V), the controller enters its start-up sequence. The internal LDO regulator starts immediately and regulates to 5 V at the VREG pin. The controller then uses the first 250 μs to calibrate the switching frequency setting resistance attached to the RF pin and stores the switching frequency code in internal registers. During this period, the MODE pin also senses the resistance attached to this pin and determines the soft-start time . Switching is inhibited during this phase. In the second phase, an internal DAC starts ramping up the reference voltage from 0 V to 0.6 V. Depending on the MODE pin setting, the ramping up time varies from 0.7 ms to 5.6 ms. Smooth and constant ramp-up of the output voltage is maintained during start-up regardless of load current.

Table 1. Soft-Start and MODE Settings

(1) Device enters FCCM after the PGOOD pin goes high when MODE is connected to PGOOD through the resistor R_{MODE}.

After soft-start begins, the MODE pin becomes the input of an internal comparator which determines auto skip or FCCM mode operation. If MODE voltage is higher than 1.3 V, the converter enters into FCCM mode. Otherwise it will be in auto skip mode at light load condition. Typically, when FCCM mode is selected, the MODE pin is connected to PGOOD through the R_{MODF} resistor, so that before PGOOD goes high the converter remains in auto skip mode.

Adaptive On-Time D-CAP™ **Control and Frequency Selection**

The TPS53353 does not have a dedicated oscillator to determine switching frequency. However, the device operates with pseudo-constant frequency by feed-forwarding the input and output voltages into the on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage and proportional to the output voltage $(t_{ON} \propto V_{OUT}/V_{IN})$.

This makes the switching frequency fairly constant in steady state conditions over a wide input voltage range. The switching frequency is selectable from eight preset values by a resistor connected between the RF pin and GND or between the RF pin and the VREG pin as shown in [Table](#page-15-0) 2. (Maintaining open resistance sets the switching frequency to 500 kHz.)

The off-time is modulated by a PWM comparator. The VFB node voltage (the mid-point of resistor divider) is compared to the internal 0.6-V reference voltage added with a ramp signal. When both signals match, the PWM comparator asserts a set signal to terminate the off time (turn off the low-side MOSFET and turn on high-side MOSFET). The set signal is valid if the inductor current level is below the OCP threshold, otherwise the off time is extended until the current level falls below the threshold.

[Figure](#page-15-1) 36 and [Figure](#page-15-1) 37 show two on-time control schemes.

Figure 36. On-Time Control Without Ramp Figure 37. On-Time Control With Ramp Compensation Compensation

Ramp Signal

The TPS53353 adds a ramp signal to the 0.6-V reference in order to improve jitter performance. As described in the previous section, the feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the signal-to-noise ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jittery and more stable. The ramp signal is controlled to start with –7 mV at the beginning of an on-cycle and becomes 0 mV at the end of an off-cycle in steady state.

During skip mode operation, under discontinuous conduction mode (DCM), the switching frequency is lower than the nominal frequency and the off-time is longer than the off-time in CCM. Because of the longer off-time, the ramp signal extends after crossing 0 mV. However, it is clamped at 3 mV to minimize the DC offset.

Auto-Skip Eco-mode™ **Light Load Operation**

While the MODE pin is pulled low via R_{MODE} , TPS53353 automatically reduces the switching frequency at light load conditions to maintain high efficiency. Detailed operation is described as follows. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The synchronous MOSFET is turned off when this zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode (DCM). The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light-load operation $I_{\text{OUT(LL)}}$ (i.e., the threshold between continuous and discontinuous conduction mode) can be calculated as shown in [Equation](#page-16-0) 1.

$$
I_{\text{OUT}}(LL) = \frac{1}{2 \times L \times f_{\text{SW}}} \times \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN}}}
$$

where

• f_{SW} is the PWM switching frequency (1) (1)

Switching frequency versus output current in the light load condition is a function of L, V_{IN} and V_{OUT}, but it decreases almost proportionally to the output current from the $I_{\text{OUT(LL)}}$ given in [Equation](#page-16-0) 1. For example, it is 60 kHz at $I_{\text{OUT}}/5$ if the frequency setting is 300 kHz.

Adaptive Zero Crossing

The TPS53353 has an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off timing and compensates inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. It prevents SW-node swing-up caused by too late detection and minimizes diode conduction period caused by too early detection. As a result, better light load efficiency is delivered.

Forced Continuous Conduction Mode

When the MODE pin is tied to PGOOD through a resistor, the controller keeps continuous conduction mode (CCM) in light load condition. In this mode, switching frequency is kept almost constant over the entire load range which is suitable for applications need tight control of the switching frequency at a cost of lower efficiency.

Power-Good

The TPS53353 has power-good output that indicates high when switcher output is within the target. The power-good function is activated after soft-start has finished. If the output voltage becomes within +10% and –5% of the target value, internal comparators detect power-good state and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of $+15\%$ or -10% of the target value, the power-good signal becomes low after two microsecond (2-μs) internal delay. The power-good output is an open drain output and must be pulled up externally.

The power-good MOSFET is powered through the VDD pin. V_{VDD} must be >1 V in order to have a valid power-good logic. It is recommended to pull PGOOD up to VREG (or a voltage divided from VREG) so that the power-good logic is still valid even without VDD supply.

Current Sense, Overcurrent and Short Circuit Protection

TPS53353 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period in that the inductor current is larger than the overcurrent trip level. In order to provide both good accuracy and cost effective solution, TPS53353 supports temperature compensated MOSFET $R_{DS(on)}$ sensing. The TRIP pin should be connected to GND through the trip voltage setting resistor, R_{TRIP} . The TRIP terminal sources current (I_{TRIP}) which is 10 µA typically at room temperature, and the trip level is set to the OCL trip voltage V_{TRIP} as shown in [Equation](#page-17-0) 2.

$$
V_{TRIP}(mV) = R_{TRIP}(k\Omega) \times I_{TRIP}(\mu A)
$$

(2)

The inductor current is monitored by the LL pin. The GND pin is used as the positive current sensing node and the LL pin is used as the negative current sense node. The trip current, I_{TRIP} has 4700ppm/°C temperature slope to compensate the temperature dependency of the $R_{DS(0n)}$.

As the comparison is made during the OFF state, V_{TRIP} sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold, I_{OCP} , can be calculated as shown in [Equation](#page-17-1) 3.

$$
I_{OCP} = \frac{V_{TRIP}}{(32 \times R_{DS(on)})} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{(32 \times R_{DS(on)})} + \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}
$$
(3)

In an overcurrent or short circuit condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to decrease. Eventually, it crosses the undervoltage protection threshold and shuts down. After a hiccup delay (16 ms with 0.7 ms sort-start), the controller restarts. If the overcurrent condition remains, the procedure is repeated and the device enters hiccup mode.

Overvoltage and Undervoltage Protection

TPS53353 monitors a resistor divided feedback voltage to detect over and under voltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1ms, TPS53353 latches OFF both high-side and low-side MOSFETs drivers. The controller restarts after a hiccup delay (16 ms with 0.7 ms soft-start). This function is enabled 1.5-ms after the soft-start is completed.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and latches ON the low-side MOSFET driver. The output voltage decreases. If the output voltage reaches UV threshold, then both high-side MOSFET and low-side MOSFET driver will be OFF and the device restarts after a hiccup delay. If the OV condition remains, both high-side MOSFET and low-side MOSFET driver remains OFF until the OV condition is removed.

UVLO Protection

The TPS53353 uses VREG undervoltage lockout protection (UVLO). When the VREG voltage is lower than 3.95 V, the device shuts off. When the VREG voltage is higher than 4.2V, the device restarts. This is a non-latch protection.

Thermal Shutdown

TPS53353 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 145°C), TPS53353 is shut off. When the temperature falls about 10°C below the threshold value, the device will turn back on. This is a non-latch protection.

www.ti.com SLUSAK2 –AUGUST 2011

Small Signal Model

From small-signal loop analysis, a buck converter using D-CAP™ mode can be simplified as shown in [Figure](#page-18-0) 38.

Figure 38. Simplified Modulator Model

The output voltage is compared with the internal reference voltage (ramp signal is ignored here for simplicity). The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator can be assumed high enough to keep the voltage at the beginning of each on cycle substantially constant.

$$
H(s) = \frac{1}{s \times ESR \times C_{OUT}} \tag{4}
$$

For loop stability, the 0-dB frequency, f_0 , defined below need to be lower than 1/4 of the switching frequency.

$$
f_0 = \frac{1}{2\pi \times \text{ESR} \times C_{\text{OUT}}} \le \frac{f_{\text{SW}}}{4}
$$
 (5)

According to the equation above, the loop stability of D-CAP™ mode modulator is mainly determined by the capacitor's chemistry. For example, specialty polymer capacitors (SP-CAP) have an output capacitance in the order of several 100 µF and ESR in range of 10 mQ. These makes f_0 on the order of 100 kHz or less, creating a stable loop. However, ceramic capacitors have an f_0 at more than 700 kHz, and need special care when used with this modulator. An application circuit for ceramic capacitor is described in the External [Component](#page-20-0) Selection Using All Ceramic Output [Capacitors](#page-20-0) section.

External Component Selection

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

1. SELECT OPERATION MODE AND SOFT-START TIME

Select operation mode and soft-start time using [Table](#page-14-0) 1.

2. SELECT SWITCHING FREQUENCY

Select the switching frequency from 250 kHz to 1 MHz using [Table](#page-15-0) 2.

3. CHOOSE THE INDUCTOR

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps ensure stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by [Equation](#page-19-0) 6.

$$
L = \frac{1}{I_{\text{IND}(ripple)} \times f_{SW}} \times \frac{V_{\text{IN}(max)} - V_{\text{OUT}}V_{\text{OUT}}}{V_{\text{IN}(max)}} = \frac{3}{I_{\text{OUT}(max)} \times f_{SW}} \times \frac{V_{\text{IN}(max)} - V_{\text{OUT}}V_{\text{NOT}}}{V_{\text{IN}(max)}}
$$
(6)

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in [Equation](#page-19-1) 7.

$$
I_{IND(peak)} = \frac{V_{TRIP}}{32 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{V_{IN(max)} - V_{OUT} V_{VOUT}}{V_{IN(max)}}
$$
(7)

4. CHOOSE THE OUTPUT CAPACITOR(S)

When organic semiconductor capacitor(s) or specialty polymer capacitor(s) are used, for loop stability, capacitance and ESR should satisfy [Equation](#page-18-1) 5. For jitter performance, [Equation](#page-19-2) 8 is a good starting point to determine ESR.

$$
ESR = \frac{V_{OUT} \times 10 \text{ mV} \times (1-\text{D})}{0.6 \text{ V} \times I_{IND(ripple)}} = \frac{10 \text{ mV} \times L \times f_{SW}}{0.6 \text{ V}} = \frac{L \times f_{SW}}{60} (\Omega)
$$

where

- D is the duty factor.
- The required output ripple slope is approximately 10 mV per t_{SW} (switching period) in terms of VFB terminal voltage. voltage. (8)

5. DETERMINE THE VALUE OF R1 AND R2

I ESR

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in [Figure](#page-18-0) 38. R1 is connected between VFB pin and the output, and R2 is connected between the VFB pin and GND. Recommended R2 value is from 10 kΩ to 20 kΩ. Determine R1 using [Equation](#page-19-3) 9.

$$
R1 = \frac{V_{OUT} - \frac{I_{IND(ripple)} \times ESR}{2}}{0.6} \times R2
$$
 (9)

6. CHOOSE THE OVERCURRENT SETTING RESISTOR

The overcurrent setting resistor, R_{TRIP} , can be determined by [Equation](#page-20-1) 10.

$$
R_{TRIP}(k\Omega)=\frac{\left(I_{OCP}-\left(\frac{1}{2\times L\times f_{SW}}\right)\times\frac{\left(V_{IN}-V_{OUT}\right)\times V_{OUT}}{V_{IN}}\right)\times32\times R_{DS(on)}\left(m\Omega\right)}{I_{TRIP}(\mu A)}
$$

where

- I_{TRIP} is the TRIP pin sourcing current (10 µA)
	- $R_{DS(on)}$ is the thermally compensated on-time resistance value of the low-side MOSFET (10)

Use an R_{DS(on)} value of 1.6 mΩ for an overcurrent level of approximately 20 A. Use an R_{DS(on)} value of 1.7 mΩ for overcurrent level of approximately 10 A.

External Component Selection Using All Ceramic Output Capacitors

When a ceramic output capacitor is used, the stability criteria in [Equation](#page-18-1) 5 cannot be satisfied. The ripple injection approach as shown in [Figure](#page-6-1) 2 is implemented to increase the ripple on the VFB pin and make the system stable. In addition to the selections made using steps 1 through step 6 in the External [Component](#page-19-4) [Selection](#page-19-4) section, the ripple injection components must be selected. The C2 value can be fixed at 1 nF. The value of C1 can be selected between 10 nF to 200 nF.

$$
\frac{L \times C_{OUT}}{R7 \times C1} > N \times \frac{t_{ON}}{2}
$$

where

N is the coefficient to account for L and C_{OUT} variation (11)

N is also used to provide enough margin for stability. It is recommended N=2 for V_{OUT} \leq 1.8 V and N=4 for V_{OUT} ≥ 3.3 V or when L ≤ 250 nH. The higher V_{OUT} needs a higher N value because the effective output capacitance is reduced significantly with higher DC bias. For example, a 6.3-V, 22-µF ceramic capacitor may have only 8 µF of effective capacitance when biased at 5 V.

Because the VFB pin voltage is regulated at the valley, the increased ripple on the VFB pin causes the increase of the VFB DC value. The AC ripple coupled to the VFB pin has two components, one coupled from SW node and the other coupled from the VOUT pin and they can be calculated using [Equation](#page-20-2) 12 and [Equation](#page-20-3) 13 when neglecting the output voltage ripple caused by equivalent series inductance (ESL).

$$
V_{INJ_SW} = \frac{V_{IN} - V_{OUT}}{R7 \times C1} \times \frac{D}{f_{SW}}
$$
\n(12)

$$
V_{\text{INJ_OUT}} = \text{ESR} \times I_{\text{IND(ripple)}} + \frac{I_{\text{IND(ripple)}}}{8 \times C_{\text{OUT}} \times f_{\text{SW}}}
$$
\n(13)

It is recommended that V_{INJ} _{SW} to be less than 50 mV. If the calculated V_{INJ} _{SW} is higher than 50 mV, then other parameters need to be adjusted to reduce it. For example, C_{OUT} can be increased to satisfy [Equation](#page-20-4) 11 with a higher R7 value, thereby reducing V_{INJ-SW} .

The DC voltage at the VFB pin can be calculated by [Equation](#page-20-5) 14:

$$
V_{VFB} = 0.6 + \frac{V_{INJ_SW} + V_{INJ_OUT}}{2}
$$
 (14)

And the resistor divider value can be determined by [Equation](#page-20-6) 15:

$$
R1 = \frac{V_{OUT} - V_{VFB}}{V_{VFB}} \times R2
$$
\n(15)

LAYOUT CONSIDERATIONS

Certain points must be considered before starting a layout work using the TPS53353.

- The power components (including input/output capacitors, inductor and TPS53353) should be placed on one side of the PCB (solder side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE and RF should be placed away from high-voltage switching nodes such as LL, VBST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop.
- Because the TPS53353 controls output voltage referring to voltage across VOUT capacitor, the top-side resistor of the voltage divider should be connected to the positive node of the VOUT capacitor. The GND of the bottom side resistor should be connected to the GND pad of the device. The trace from these resistors to the VFB pin should be short and thin.
- Place the frequency setting resistor (R_F), OCP setting resistor (R_{TRIP}) and mode setting resistor (R_{MODE}) as close to the device as possible. Use the common GND via to connect them to GND plane if applicable.
- Place the VDD and VREG decoupling capacitors as close to the device as possible. Ensure to provide GND vias for each decoupling capacitor and make the loop as small as possible.
- The PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor, should be as short and wide as possible.
- Connect the ripple injection V_{OUT} signal (V_{OUT} side of the C1 capacitor in [Figure](#page-6-1) 2) from the terminal of ceramic output capacitor. The AC coupling capacitor (C2 in [Figure](#page-6-1) 2) should be placed near the device, and R7 and C1 can be placed near the power stage.
- Use separated vias or trace to connect LL node to snubber, boot strap capacitor and ripple injection capacitor. Do not combine these connections.

22 Copyright © 2011, Texas Instruments Incorporated

NSTRUMENTS

Texas

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS
SINSTRUMENTS

TAPE DIMENSIONS

TAPE AND REEL INFORMATION

*All dimensions are nominal

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012

*All dimensions are nominal

MECHANICAL DATA

All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. A.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- - The Pin 1 identifiers are either a molded, marked, or metal feature.

DQP (R-PSON-N22) PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters

- NOTES: A
- All linear dimensions are in millimeters. Β. This drawing is subject to change without notice.
	- Publication IPC-7351 is recommended for alternate designs. C.
	- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, D. QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
	- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated