











SLVSE57A –JUNE 2017–REVISED DECEMBER 2017

**TPS2595** 

# TPS2595xx 2.7 V to 18 V, 4-A, 34-m $\Omega$ eFuse With Fast Overvoltage Protection


#### 1 Features

- Wide Input Voltage Range: 2.7 V to 18 V
  - 20 V Absolute Maximum
  - 3 V to 18 V for TPS2595x5 Version
- Low On-Resistance: R<sub>ON</sub> = 34 mΩ (Typical)
- Fast Overvoltage Protection Clamp (3.8-V, 5.7-V, and 13.7-V options) With a Response Time of 5 µs (Typical)
- TPS2595x0, TPS2595x1, TPS2595x5: Active High Enable Input With Adjustable Undervoltage Lockout (UVLO)
- TPS2595x3: Active Low Enable Input With Adjustable Overvoltage Lockout (OVLO)
- Adjustable Current Limit With Load Current Monitor Output (ILM)
  - Current Range: 0.5 A to 4 A
  - Current Limit Accuracy: ±7.5%
- Adjustable Output Slew Rate Control (dVdt)
- Over Temperature Protection (OTP)
- Fault Indication Pin (FLT)
- UL 2367 Recognition (Pending)
- Safe During Single Point Failure Test (UL60950) (Pending)

# 2 Applications

- Hot-Swap, Hot-Plug
- Adapter Powered Systems
- Multi-function Printers
- SSDs and HDDs
- Industrial Systems
- White Goods
- Set-Top Box
- Digital TV

#### Simplified Schematic



# 3 Description

The TPS2595xx family of eFuses (integrated FET hot swap devices) is a highly integrated circuit protection and power management solution in a small package. The devices provide multiple protection modes using very few external components and are a robust defense against overloads, short circuits, voltage surges, and excessive inrush current.

Output current limit level can be set with a single external resistor. It is also possible to get an accurate sense of the output load current by measuring the voltage drop across the current limit resistor. Applications with particular inrush current requirements can set the output slew rate with a single external capacitor. Overvoltage events are quickly limited by internal clamping circuits to a safe fixed maximum, with no external components required. The TPS259573 variant provides an option to set a user-defined overvoltage cutoff threshold.

Quick output discharge function can be implemented in the TPS2595x5 variants by connecting the OUT pin to the QOD pin.


The devices are characterized for operation over the temperature range of -40°C to +125°C.

# **Device Information**(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS2595xxDSG	WSON (8)	2.00 mm × 2.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **TPS25953x Overvoltage Clamp Response Time**





# **Table of Contents**

1	Features 1	8.4	Device Functional Modes	2
2	Applications 1	9 Ap	plication and Implementation	2
3	Description 1	9.1	Application Information	2
4	Revision History2	9.2	2 Typical Application	2
5	Device Comparison Table3	10 Pc	ower Supply Recommendations	33
6	Pin Configuration and Functions 4	10	.1 Transient Protection	3
7	Specifications5	10	.2 Output Short-Circuit Measurements	3
•	7.1 Absolute Maximum Ratings	11 La	yout	34
	7.2 ESD Ratings	11	.1 Layout Guidelines	34
	7.3 Recommended Operating Conditions	11	.2 Layout Example	3
	7.4 Thermal Information	12 De	evice and Documentation Support	30
	7.5 Electrical Characteristics	12	.1 Documentation Support	30
	7.6 Switching Characteristics	12	.2 Receiving Notification of Documentation Up	pdates 3
	7.7 Typical Characteristics	12	.3 Community Resources	30
8	Detailed Description	12	.4 Trademarks	30
•	8.1 Overview	12	.5 Electrostatic Discharge Caution	3
	8.2 Functional Block Diagram	12		
	8.3 Feature Description		echanical, Packaging, and Orderable ormation	3

# 4 Revision History

Changes f	rom Original	(June 2017)	to Revision A	١

Page




# 5 Device Comparison Table

DEVICE NUMBER	OUTPUT VOLTAGE CLAMP	RESPONSE TO THERMAL SHUTDOWN (TSD)	ENABLE	QUICK OUTPUT DISCHARGE
TPS259520DSG	3.8 V (typ)	Latch-off	Active high	No
TPS259521DSG	3.8 V (typ)	Auto-retry	Active high	No
TPS259530DSG	5.7 V (typ)	Latch-off	Active high	No
TPS259531DSG	5.7 V (typ)	Auto-retry	Active high	No
TPS259533DSG	5.7 V (typ)	Auto-retry	Active low	No
TPS259540DSG	13.7 V (typ)	Latch-off	Active high	No
TPS259541DSG	13.7 V (typ)	Auto-retry	Active high	No
TPS259570DSG	No OV clamp	Latch-off	Active high	No
TPS259571DSG	No OV clamp	Auto-retry	Active high	No
TPS259573DSG	Programmable Overvoltage Lockout	Auto-retry	Active low	No
TPS259525DSG	3.8 V (typ)	Auto-retry	Active high	Yes
TPS259535DSG	5.7 V (typ)	Auto-retry	Active high	Yes




# 6 Pin Configuration and Functions


#### TPS2595x0/1 DSG Package 8-Pin WSON Top View



#### TPS2595x5 DSG Package 8-Pin WSON Top View



#### TPS2595x3 DSG Package 8-Pin WSON Top View



#### **Pin Functions**

PIN		TVDE	DESCRIPTION		
NO.	NAME	TYPE	DESCRIPTION		
1	dVdt	Analog I/O	A capacitor from this pin to GND sets the output turn on slew rate. Leave this pin floating for the fastest turn on slew rate. (See <i>Switching Characteristics</i> ).		
2	EN/UVLO	Analog innut	Active high enable for the TPS2595x0, TPS2595x1, TPS2595x5 variants. A resistor divider can be used to adjust the undervoltage lockout threshold. Do not leave floating.		
2	EN/OVLO	Analog input	Active low enable for the <b>TPS2595x3</b> variants. A resistor divider can be used to adjust the overvoltage lockout threshold. Do not leave floating.		
3,4	IN	Power	Power input		
5	OUT	Power	Power output		
6	FLT	Digital autout	TPS2595x0, TPS2595x1, TPS2595x3: Fault event indicator which is pulled low when a fault is detected. It is an open drain output that requires an external pull up resistance.		
ь	QOD	Digital output	<b>TPS2595x5</b> : Quick Output Discharge Pin, when tied to OUT directly or through external resistor.		
7	ILM	Analog I/O	This is a dual function pin used to limit and monitor the output current. An external resistor from this pin to GND sets the output current limit. The pin voltage can also be used to monitor the output load current. Do not leave floating.		
8	GND	Ground	Ground		
PAD	GND	Thermal/Ground	The exposed pad is used primarily for heat dissipation and must be connected to GND.		



# 7 Specifications

#### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>IN</sub>	Maximum input voltage	IN	-0.3	20	V
V <sub>OUT</sub>	Maximum output voltage	OUT	-0.3	V <sub>IN</sub> + 0.3	V
V <sub>OUT,PLS</sub>	Minimum output voltage pulse (< 1 μs)	OUT	-1.2		V
V <sub>EN</sub>	Maximum enable pin voltage	EN/UVLO or EN/OVLO	-0.3	7	V
V <sub>FLTB</sub>	Maximum fault pin voltage (TPS2595x0/1/3)	FLT	-0.3	7	V
$V_{QOD}$	Maximum QOD pin voltage (TPS2595x5)	QOD	-0.3	7	V
V <sub>dVdt</sub>	Maximum dVdt pin voltage	dVdt		2.5	V
I <sub>FLTB</sub>	Maximum fault pin sink current	FLT		10	mA
I <sub>MAX</sub>	Maximum continuous switch current	IN to OUT	Interna	Illy limited	
T <sub>J,MAX</sub>	Maximum junction temperature		Interna	Illy limited	
T <sub>LEAD</sub>	Maximum lead temperature			300	°C
T <sub>STG</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range (TPS2595x0/1/3)	IN	2.7	18 <sup>(1)</sup>	V
$V_{IN}$	Input voltage range (TPS2595x5)	IN	3.0	18 <sup>(1)</sup>	٧
V <sub>OUT</sub>	Output voltage	OUT	0	$V_{IN} + 0.3$	٧
V <sub>EN</sub>	Enable pin voltage	EN/UVLO or EN/OVLO	0	6 <sup>(2)</sup>	٧
V <sub>FLTB</sub>	Fault pin voltage (TPS2595x0/1/3)	FLT	0	6	V
$V_{QOD}$	Fault pin voltage (TPS2595x5)	QOD	0	6	V
	Continuous output current (T <sub>J</sub> = -40 to 125°C)	IN to OUT		4	Α
I <sub>MAX</sub>	Continuous output current (T <sub>J</sub> = -40 to 105°C)	IN to OUT		5 <sup>(3)</sup>	Α
R <sub>ILM</sub>	ILM pin resistance (Active Current Limiting Operation)	ILM	487	5000	Ω
$C_{dVdt}$	dVdt capacitor value	dVdt	3300		pF
V <sub>dVdt</sub>	dVdt pin capacitor voltage rating	dVdt	4		V
T <sub>J</sub>	Operating junction temperature		-40	125	°C

<sup>(1)</sup> The nominal input voltage should be limited to the output clamp voltage for the selected device option as listed in the Electrical Characteristics section

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> For supply voltages below 6V, it is okay to pull up the EN pin to IN directly. For supply voltages greater than 6V, it is recommended to use an appropriate resistor divider between IN, EN and GND to ensure the voltage at the EN pin is within the specified limits.

<sup>(3)</sup> Guaranteed by design. Not tested at production.



# 7.4 Thermal Information

		TPS2595x	
	THERMAL METRIC (1)	DSG (WSON)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	65.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	73.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	28.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	2	°C/W
ΨЈВ	Junction-to-board characterization parameter	28.4	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	9.8	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 7.5 Electrical Characteristics

(Test conditions unless otherwise noted)  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ,  $\text{V}_{\text{IN}} = 12 \text{ V}$  for TPS25954x/7x,  $\text{V}_{\text{IN}} = 5 \text{ V}$  for TPS25953x,  $\text{V}_{\text{IN}} = 3.3 \text{ V}$  for TPS25952x,  $\text{V}_{\text{EN}} = 5 \text{ V}$  (= 0 V for TPS2595x3 only) ,  $\text{R}_{\text{ILM}} = 487 \ \Omega$  ,  $\text{C}_{\text{dVdT}} = \text{Open}$ , OUT = Open. All voltages

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT		
INPUT S	UPPLY (IN)							
	INI maioro and comment	TPS2595x0/1/5	V <sub>EN</sub> ≥ V <sub>UVLO</sub>			475	250	
IQ	IN quiescent current	TPS2595x3	V <sub>EN</sub> ≤ V <sub>OVLO</sub>			175	250	μA
		TDC05050/4/5	V . 0.5V	V <sub>IN</sub> ≤ 5 V		0.04		μA
$I_{SD}$	IN shutdown current	TPS2595x0/1/5	$V_{EN} < 0.5V$	5 V < VIN ≤ 18 V		0.45	2	μA
		TPS2595x3	V <sub>EN</sub> > 2 V			45	65	μΑ
		TPS2595x5	V <sub>IN</sub> Rising		2.7	2.8	2.9	V
V	IN Undervoltage Protection	TPS2595x5	V <sub>IN</sub> Falling		2.58	2.68	2.78	V
V <sub>UVP</sub>	Threshold	TPS2595x0/1/3	V <sub>IN</sub> Rising		2.44	2.54	2.64	V
		TPS2595x0/1/3	V <sub>IN</sub> Falling		2.33	2.43	2.53	V
OUTPUT	VOLTAGE CLAMP (OUT)	_						
		TPS25952x			3.65	3.87	4.1	V
V <sub>OVC</sub>	Overvoltage clamp threshold <sup>(1)</sup>	TPS25953x	V <sub>IN</sub> Rising, R <sub>OL</sub>	$_{\rm JT}$ = 10 k $\Omega$	5.5	5.7	5.9	V
		TPS25954x			13.3	13.7	14.3	V
	Output voltage while clamping <sup>(1)</sup>	TPS25952x	V <sub>IN</sub> ≥ V <sub>OVC</sub> , I <sub>OUT</sub> = 10 mA		3.4	3.6	3.8	V
$V_{CLAMP}$		TPS25953x			5.2	5.45	5.7	V
		TPS25954x			13	13.55	14.1	V
	Output clamp response time <sup>(1)</sup>	TPS25952x/3x/4x	$I_{OUT} = 4 \text{ A}$ $I_{OUT} = 100 \text{ mA}$			5		μs
tovc	Output clamp response time	17-5259523/53/43				10		μs
OUTPUT	CURRENT LIMIT AND MONITOR	(ILM)						
_	Current monitor gain as	$I_{OUT} = 4 A$			254	276	299	μΑ/Α
G <sub>IMON</sub>	measured on ILM pin (I <sub>ILM</sub> / I <sub>OUT</sub> )	I <sub>OUT</sub> = 1 A			249	276	304	μA/A
		$R_{ILM} = 487 \Omega$		3.87	4.17	4.42	Α	
	I <sub>OUT</sub> Current limit <sup>(2)</sup>	$R_{ILM} = 1780 \Omega$	1 = 1780 Ω		1.09	1.17	1.24	Α
I <sub>LIMIT</sub>	IOUT Current limit.	$R_{ILM} = 4420 \ \Omega^{(3)}$	$_{\text{LM}}$ = 4420 $\Omega^{(3)}$		0.46	0.49	0.52	Α
		R <sub>ILM</sub> = Open (Single Point Failure Test: UL 60950)				0		Α
I <sub>CB</sub>	I <sub>OUT</sub> Circuit Breaker Threshold during R <sub>ILM</sub> Short condition	R <sub>ILM</sub> = Short to GN	ID (Single Point F	Failure Test: UL 60950)		3		Α
t <sub>LIM</sub>	Current limit response time (2)	I <sub>OUT</sub> > I <sub>LIMIT</sub> + 20%	I <sub>OUT</sub> > I <sub>LIMIT</sub> + 20% to I <sub>OUT</sub> ≤ I <sub>LIMIT</sub>			250		μs
t <sub>SC</sub>	Short circuit response time (4)	I <sub>OUT</sub> > I <sub>SC</sub> to I <sub>OUT</sub> ≤				5		μs
ON-RESI	ISTANCE (IN - OUT)							
			$T_J = 25^{\circ}C$			34	37	mΩ
		V <sub>IN</sub> = 4 V to 18 V	$T_J = -40$ °C to 85°C				47	mΩ
<b>D</b>	ON state madate as		$T_{J} = -40^{\circ}$ C to 1	125°C			53	mΩ
R <sub>ON</sub>	ON state resistance		$T_J = 25^{\circ}C$			36	40	mΩ
		V <sub>IN</sub> = 2.7 V to 4 V	$T_{J} = -40^{\circ} \text{C to } 8$	35°C			51	mΩ
			$T_{\rm J} = -40^{\circ}{\rm C}$ to 1	$\Gamma_{\rm J} = -40^{\circ}{\rm C}$ to 125°C			58	mΩ

<sup>(1)</sup> Refer to Fig 49(2) Refer to Fig 50

Guaranteed by design and characterization. Not tested at production. Refer to Fig 52



# **Electrical Characteristics (continued)**

(Test conditions unless otherwise noted)  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ,  $\text{V}_{\text{IN}} = 12 \text{ V}$  for TPS25954x/7x,  $\text{V}_{\text{IN}} = 5 \text{ V}$  for TPS25953x,  $\text{V}_{\text{IN}} = 3.3 \text{ V}$  for TPS25952x,  $\text{V}_{\text{EN}} = 5 \text{ V}$  (= 0 V for TPS2595x3 only) ,  $\text{R}_{\text{ILM}} = 487 \ \Omega$  ,  $\text{C}_{\text{dVdT}} = \text{Open}$ , OUT = Open. All voltages referenced to GND.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ENABLE A	/ UNDERVOLTAGE LOCKOUT (E	N/UVLO) - TPS259	5x0/1/5				
I <sub>EN</sub>	EN/UVLO pin leakage current			-0.1		0.1	μΑ
$V_{\text{UVLO(R)}}$	Undervoltage lockout threshold	V <sub>EN</sub> rising		1.13	1.2	1.27	V
$V_{\text{UVLO(F)}}$	Ondervoltage lockout threshold	V <sub>EN</sub> falling		1.03	1.1	1.17	V
ENABLE / OVERVOLTAGE LOCKOUT (EN/OVLO) - TPS2595x3							
I <sub>EN</sub>	EN/OVLO pin leakage current			-0.1		0.1	μΑ
$V_{OVLO(R)}$	Overvoltage lockout threshold	V <sub>EN</sub> rising		1.13	1.2	1.27	V
$V_{OVLO(F)}$	Overvoitage lockout tilleshold	V <sub>EN</sub> falling		1.03	1.1	1.17	V
t <sub>OVLO</sub>	Overvoltage lockout response time	V <sub>EN</sub> > V <sub>OVLO</sub> to FL	<del>T</del> ↓		3		μs
FAULT IN	DICATION (FLT ) - TPS2595x0/1/3	3				•	
R <sub>FLTB</sub>	FLT pin resistance	FLT ↓			12		Ω
I <sub>FLTB</sub>	FLT pin leakage current	V <sub>EN</sub> = 2 V, V <sub>FLTB</sub> =	= 0 V to 6 V	-0.1		0.1	μΑ
QUICK O	UTPUT DISCHARGE (QOD) - TPS	2595x5					
$R_{QOD}$	QOD effective resistance	IN connected to E	N, OUT connected to QOD, EN↓ to 1V		19		Ω
	MPERATURE PROTECTION (TSD)	)	·				
TSD	Thermal shutdown	T <sub>J</sub> Rising			157		°C
TSD <sub>HYS</sub>	Thermal shutdown hysteresis	T <sub>J</sub> Falling			5		°C
t <sub>TSD,RST</sub>	Thermal Shutdown Auto-Retry Interval	TPS2595x1/3/5	Device Enabled and $T_J < TSD - TSD_{HYS}$		93		ms

# 7.6 Switching Characteristics

Typical Values are taken at  $T_J$  = 25°C unless specifically noted otherwise.  $R_{OUT}$  = 100  $\Omega$ ,  $C_{OUT}$  = 1  $\mu F$ 

	PARAMETER	V <sub>IN</sub>	C <sub>dVdt</sub> = Open	C <sub>dVdt</sub> = 3300pF	UNIT
		3.3 V	16.3	10.0	
SR <sub>ON</sub>	Output Rising slew rate	5 V	21.9	11.6	V/ms
		12 V	38.2	12.4	
		3.3 V	147	254	
t <sub>D,ON</sub>	Turn on delay	5 V	149	289	μs
		12 V	153	335	
	Rise time	3.3 V	157	259	
t <sub>R</sub>		5 V	179	349	μs
		12 V	248	763	
	Turn off delay	3.3 V	11.6	11.6	
t <sub>D,OFF</sub>		5 V	11.3	11.5	μs
		12 V	11.0	11.4	






Figure 1. TPS2595x0, TPS2595x1, TPS2595x5 Switching Times





Figure 2. TPS2595x3 Switching Times



# 7.7 Typical Characteristics




Product Folder Links: TPS2595

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated




# **Typical Characteristics (continued)**



# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**




Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated




# **Typical Characteristics (continued)**




Copyright © 2017, Texas Instruments Incorporated

# TEXAS INSTRUMENTS


# **Typical Characteristics (continued)**








# **Typical Characteristics (continued)**




 $V_{IN}$  = 12 V,  $C_{OUT}$  = 1  $\mu F,~R_{ILM}$  = 487  $\Omega,~R_{OUT}$  varied from 12  $\Omega$  to 2  $\Omega$  to 12  $\Omega$ 

Figure 32. TPS2595x1, TPS2595x3, TPS2595x5 OverCurrent Response




 $V_{IN}$  = 12 V,  $C_{OUT}$  = 1  $\mu F,~R_{ILM}$  = 487  $\Omega,~R_{OUT}$  varied from 12  $\Omega$  to 2  $\Omega$  to 12  $\Omega$ 

Figure 33. TPS2595x0 Overcurrent Response



 $V_{IN}$  = 12 V,  $C_{OUT}$  = 1  $\mu F,~R_{ILM}$  = 487  $\Omega$ 

Figure 34. Output Hot Short to GND Response



 $V_{IN}$  = 12 V,  $C_{OUT}$  = 1  $\mu$ F,  $R_{ILM}$  = 487  $\Omega$ 

Figure 35. Output Hot Short to GND Response (Zoomed In)





Figure 36. Wake Up With Output Short to GND




 $V_{IN}$  = 12 V,  $C_{OUT}$  = 1  $\mu$ F,  $R_{ILM}$  = 487  $\Omega$ 

Figure 37. Wake Up With Output Short to GND (Zoomed In)


# **NSTRUMENTS**

## **Typical Characteristics (continued)**




 $V_{IN}$  = 12 V,  $C_{OUT}$  = 1  $\mu F,~R_{ILM}$  = 487  $\Omega,~I_{OUT}$  stepped from 4 A to 4.8 A

Figure 38. Output Load Transient Response




 $V_{IN}$  = 12 V,  $C_{OUT}$  = 1  $\mu F,~R_{ILM}$  = 487  $\Omega,~\overline{FLT}$  = 3.3 V through 10

# Figure 39. Hot Plug Response




 $V_{IN}$  stepped from 12 V to 18 V,  $C_{OUT}$  = 1  $\mu$ F,  $R_{ILM}$  = 487  $\Omega$ ,  $\overline{FLT}$  = 3.3 V through 10 k $\Omega$ , R<sub>OUT</sub> = 100  $\Omega$ 



 $V_{IN}$  stepped from 12 V to 18 V,  $C_{OUT}$  = 1  $\mu F,~R_{ILM}$  = 487  $\Omega,~\overline{FLT}$  = 3.3 V through 10  $k\Omega,~R_{OUT}$  = 100  $\Omega$ 


Figure 40. TPS259573 Overvoltage Lockout Response



 $V_{IN}$  stepped from 3 V to 6 V,  $C_{OUT} = 1 \mu F$ ,  $R_{ILM} = 487 \Omega$ ,  $\overline{FLT} = 3.3$ V through 10 k $\Omega$ , R<sub>OUT</sub> = 10  $\Omega$ 

Product Folder Links: TPS2595

Figure 41. TPS259573 Overvoltage Lockout FLT Response



 $V_{IN}$  stepped from 5 V to 8 V,  $C_{OUT} = 1 \mu F$ ,  $R_{ILM} = 487 \Omega$ ,  $\overline{FLT} =$ 3.3 V through 10 k $\Omega$ , R<sub>OUT</sub> = 10  $\Omega$ 

Figure 43. TPS25953x Overvoltage Clamp Response

Figure 42. TPS25952x Overvoltage Clamp Response




# **Typical Characteristics (continued)**




 $V_{IN}$  Stepped from 12 V to 15 V,  $C_{OUT}$  = 1  $\mu F,~R_{ILM}$  = 487  $\Omega,~\overline{FLT}$  = 3.3 V through 10  $k\Omega,~R_{OUT}$  = 20  $\Omega$ 

Figure 44. TPS25954x Overvoltage Clamp Response



 $V_{IN}$  = 5 V,  $C_{OUT}$  = 1  $\mu F,~R_{ILM}$  = 487  $\Omega$ 

Figure 45. TPS2595x5 Quick Output Discharge, EN stepped from 5 V to 0 V



 $V_{\text{IN}}$  = 5 V,  $C_{\text{OUT}}$  = 1  $\mu\text{F},~R_{\text{ILM}}$  = 487  $\Omega$ 

Figure 46. TPS2595x5 Quick Output Discharge, EN stepped from 5 V to 1 V




## 8 Detailed Description

#### 8.1 Overview

The TPS2595xx devices are integrated eFuse that are used to manage load voltage and load current. The device provides various factory programmed settings and user manageable settings, which allow device configuration for handling different transient and steady state supply and load fault conditions, thereby protecting the input supply and the downstream circuits connected to the device. The device also uses an in-built thermal shutdown mechanism to protect itself during these fault events.

## 8.2 Functional Block Diagram



- (1) For TPS2595x3, this pin is  $\overline{EN}/OVLO$
- (2) For TPS2595x5, this pin is QOD
- (3) For TPS2595x3, this voltage is OVLO
- (4) This block is not available in the TPS25957x

#### 8.3 Feature Description

#### 8.3.1 Undervoltage Protection (UVP) and Undervoltage Lockout (UVLO)

All the TPS2595xx devices constantly monitor the input supply to ensure that the load is powered up only when the voltage is at a sufficient level. During the start-up condition, the device waits for the input supply to rise above a fixed threshold  $V_{\text{UVP}}$  before it proceeds to turn ON the FET. Similarly, during the ON condition, if the input supply falls below the UVP threshold, the FET is turned OFF. The UVP rising and falling thresholds are slightly different, thereby providing some hysteresis and ensuring stable operation around the threshold voltage.

The TPS2595x0, TPS2595x1, TPS2595x5 devices provide an user programmable UVLO mechanism to ensure that the load is powered up only when the voltage is at a sufficient level. This can be achieved by dividing the input supply and feeding it to the EN/UVLO pin. Whenever the voltage at the EN/UVLO pin falls below a threshold  $V_{UVLO}$ , the device turns OFF the FET. The FET is turned ON again when the voltage rises above the threshold. The rising and falling thresholds on this pin are slightly different, thereby providing some hysteresis and ensuring stable operation around the threshold voltage.

The user must choose the resistor divider values appropriately to map the desired input undervoltage level to the UVLO threshold of the part. See Figure 47.






Figure 47. Undervoltage Lockout

$$V_{SUPPLY} = \frac{V_{UVLO} \times (R1 + R2)}{R2}$$
(1)

#### 8.3.2 Overvoltage Protection

The TPS2595xx devices provide 2 ways to handle an input overvoltage condition.

## 8.3.2.1 Overvoltage Lockout (OVLO)

The TPS259573 device provides an user programmable OVLO mechanism to ensure that the supply to the load is cut off if the input supply voltage exceeds a certain level. This can be achieved by dividing the input supply and feeding it to the EN/OVLO pin. Whenever the voltage at the  $\overline{\text{EN}}/\text{OVLO}$  pin rises above a threshold  $V_{\text{OVLO}}$ , the device turns OFF the FET. When the voltage at the  $\overline{\text{EN}}/\text{OVLO}$  pin falls below the threshold, the FET is turned ON again.

The user should choose the resistor divider values appropriately to map the desired input overvoltage level to the OVLO threshold of the part.




Figure 48. Overvoltage Lockout

#### 8.3.2.2 Overvoltage Clamp (OVC)

The TPS25952x, TPS25953x, TPS25954x devices provide a mechanism to clamp the output voltage to a predefined level quickly if the input voltage crosses a certain threshold. This ensures the load is not exposed to high voltages on any overvoltage at the input supply, and lowers the dependency on external protection devices (such as TVS/Zener diodes) in this condition. Once the input supply voltage rises above the OVC threshold voltage  $V_{\rm OVC}$ , the device responds by clamping the voltage to  $V_{\rm CLAMP}$  within a very short response time  $t_{\rm OVC}$ . As long as an overvoltage condition is present on the input, the output voltage will be clamped to  $V_{\rm CLAMP}$ . When the input drops below the output clamp threshold  $V_{\rm OVC}$ , the clamp releases the output voltage. See Figure 49.

During the overvoltage clamp condition, there could be significant heat dissipation in the internal FET depending on the  $V_{IN}$  -  $V_{OUT}$  voltage drop and the current through the FET leading to a thermal shutdown if the condition persists for an extended period of time. In this case, the device would either stay latched-off or start a auto retry cycle as explained in the *Overtemperature Protection (OTP)* section.




Figure 49. TPS2595xx Overvoltage Clamp Response (Auto-Retry)

Multiple device options are offered with different clamping voltage thresholds. See the *Device Comparison Table* for list of available voltage clamp options.

#### 8.3.3 Inrush Current, Overcurrent and Short Circuit Protection

The TPS2595xx devices incorporates three levels of protection against overcurrent:

- Adjustable slew rate for inrush current control (dVdt).
- Active current limiting (I<sub>I IMIT</sub>) for overcurrent protection.
- A fast short circuit limit (I<sub>SC</sub>) to protect against hard short circuits.

#### 8.3.3.1 Slew Rate and Inrush Current Control (dVdt)

The inrush current during turn on is directly proportional to the load capacitance and rising slew rate. Equation 2 can be used to find the slew rate  $SR_{ON}$  required to limit the inrush current  $I_{INRUSH}$  for a given load capacitance  $C_{OUT}$ .

$$SR_{ON}\left(\frac{V}{ms}\right) = \frac{I_{INRUSH}(mA)}{C_{OUT}(\mu F)}$$
(2)

For loads requiring a slower rising slew rate, a capacitance can be added to the dVdt pin to adjust the rising slew rate and lower the inrush current during turn on. The required C<sub>dVdt</sub> capacitance to produce a given slew rate can be calculated using Equation 3.



$$C_{dVdt} (pF) = \frac{42000}{SR_{ON} \left(\frac{V}{ms}\right)}$$
(3)

#### 8.3.3.2 Active Current Limiting

The load current is monitored during start-up and normal operation. When the load current exceeds the current limit trip point  $I_{LIMIT}$  programmed by  $R_{ILM}$  resistor, the device regulates the current to the set limit  $I_{LIMIT}$  within  $t_{LIM}$ . The device exits current limiting when the load current falls below limit. Equation 4 can be used to find the  $R_{ILM}$  value for a desired current limit.

$$R_{ILM} = \frac{2000}{\left(I_{LIMIT} - 0.04\right)} \tag{4}$$

In the current limiting state, the output voltage drops resulting in increased power dissipation in the internal FET leading to a thermal shutdown if the condition persists for an extended period of time. In this case, the device either stays latched-off or starts an auto retry cycle as explained in the *Overtemperature Protection (OTP)* section.




Figure 50. TPS2595x1, TPS2595x3, TPS2595x5 Overcurrent Response (Auto-Retry)




Figure 51. TPS2595x0 Overcurrent Response (Latch-Off)

#### 8.3.3.3 Short Circuit Protection

The current through the device increases very rapidly during a transient short circuit event. The short circuit threshold  $I_{SC}$  is adjusted based on the selected current limit. When a short circuit is detected, the device quickly limits the current to  $I_{LIMIT}$ . The device stops limiting the current once the load current falls below the programmed  $I_{LIMIT}$  threshold. See Figure 52.

The output voltage drops in the current limiting state, resulting in increased power dissipation in the internal FET and leads to a thermal shutdown if the condition persists for an extended period of time. In this case, the device either stays latched-off or starts an auto retry cycle as explained in the *Overtemperature Protection (OTP)* section.






Figure 52. TPS2595xx Short Circuit Response

# 8.3.4 Overtemperature Protection (OTP)

Thermal shutdown occurs when the junction temperature  $T_J$  exceeds TSD. When the TPS2595x0 detects a thermal overload, it shuts down and remains latched off until the device is re-enabled or power cycled. When the TPS2595x1, TPS2595x3, TPS2595x5 devices detects a thermal overload, it remains off until the  $T_J$  decreases by TSD<sub>HYS</sub> and then waits for an additional delay of  $t_{TSD,RST}$  after which it automatically retries to turn on if it is still enabled. See Table 1.

Table 1. TPS2595xx Thermal Shutdown

Device	Enter TSD	Exit TSD
TPS2595x0 (Latch-off)	T <sub>J</sub> ≥ TSD	T <sub>J</sub> < TSD and Device Power Cycled or re- enabled using EN/UVLO pin
TPS2595x1, TPS2595x3, TPS2595x5 (Autoretry)	T <sub>J</sub> ≥ TSD	$T_J < TSD - TSD_{HYS}$ and $t_{TSD,RST}$ Timer Expired



## 8.3.5 Fault Indication (FLT)

Table 2 summarizes the protection response to various fault conditions.

Table 2. TPS2595x0, TPS2595x1, TPS2595x3 Fault Summary

EVENT / FAULT	PROTECTION RESPONSE	FLT INDICATION Yes	
Overtemperature	Shutdown		
Overvoltage	Output Voltage Clamp (OVC) (TPS25952x,TPS25953x,TPS25954x only)	No	
Overvoltage	Shutdown (OVLO) (TPS259573 only)	Yes	
Undervoltage	Shutdown (UVP or UVLO)	No	
Overcurrent	Current Limiting	No	
Short circuit	Current Limiting	No	
ILM pin open	Shutdown	No	
ILM pin short	Shutdown If I <sub>OUT</sub> > I <sub>CB</sub>	Yes If I <sub>OUT</sub> > I <sub>CB</sub>	

When the TPS2595x0, TPS2595x1, TPS2595x3 devices are turned off as a result of a fault as described in the table above, the FLT pin is pulled low.

All faults will be cleared if the device loses power or if it is re-enabled using the EN/UVLO (or EN/OVLO) pin.

#### 8.3.6 Quick Output Discharge (QOD)

Some applications require the output capacitor to be discharged quickly when the eFuse is turned off. This prevents any unpredictable behavior from the downstream devices as the capacitor discharges slowly. The TPS2595x5 device provides a Quick Output Discharge feature that can be enabled by connecting OUT pin to QOD pin. An internal FET provides a fast discharge path for the output capacitor resulting in the OUT voltage falling to 0 V in a short time. The FET initially operates in saturation region and provides a constant current discharge. After the FET enters linear region, it offers a discharge path similar to a resistor.

It is possible to model this as a simple equivalent resistance, which would discharge a given capacitor charged to a given voltage in the same time as the overall discharge circuit. This parameter is specified as the effective QOD resistance  $R_{QOD}$  for the device. It takes a time equivalent to 5 time constants ( $\tau = R \times C$ ) to discharge a capacitor by 99.3%. For example, with an effective QOD resistance of 19  $\Omega$ , the time taken to discharge a 100- $\mu$ F capacitor from 5 V to 35 mV can be calculated as in Equation 5.

 $t_{\text{Discharge}} = 5 \times 19 \ \Omega \times 100 \ \mu\text{F} = 9.5 \ \text{ms} \tag{5}$ 




#### 8.4 Device Functional Modes

The features of the device depend on the operating mode.

#### 8.4.1 Enable and Fault Pin Functional Mode 1: Single Device, Self-Controlled

In this mode of operation, the device is enabled by the  $V_{IN}$  voltage without the need of an external processor to drive the ENABLE pin. The  $\overline{FLT}$  pin is optionally monitored by an external host. See Figure 53.



Copyright © 2017, Texas Instruments Incorporated

Figure 53. Single Device, Self-Controlled

#### 8.4.2 Enable and Fault Pin Functional Mode 2: Single Device, Host-Controlled

In this mode of operation, the device enable pin is driven by an external host. The pin can be driven directly from a GPIO without the need for any glue logic. The FLT pin is optionally monitored by the host. See Figure 54.




Figure 54. Single Device, Host-Controlled

#### 8.4.3 Enable and Fault Pin Functional Mode 2: Multiple Devices, Self-Controlled


In this mode of operation, the devices are self-controlled (no host present). The EN and FLT pins are shorted together, and connected with up to three total devices as shown in Figure 55. In this configuration, when any one of the TPS2595xx devices detects a fault, it automatically disables the other TPS2595xx devices in the system.

## NOTE

This configuration is only applicable to the Active High Enable variants TPS2595x0, TPS2595x1, TPS2595x5.




# **Device Functional Modes (continued)**



Copyright © 2017, Texas Instruments Incorporated

Figure 55. Multiple Devices, Self-Controlled



Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



# 9 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TPS2595xx device is an integrated eFuse that is typically used for hot-swap and power rail protection applications. The device operates from 2.7 V to 18 V with programmable current limit and undervoltage protection. The device aids in controlling the in-rush current and provides precise current limiting during overload conditions for systems such as set-top box, DTVs, gaming consoles, SSDs, HDDs, and smart meters. The device also provides robust protection for multiple faults on the sub-system rail.

The following design procedure can be used to select the supporting component values based on the application requirement. Additionally, a spreadsheet design tool *TPS2595xx Design Calculation Tool* is available.

## 9.2 Typical Application



 C<sub>IN</sub> is optional and 0.1 μF is recommended to suppress transients due to the inductance of PCB routing or from input wiring.

Figure 58. Typical Application Schematic: Simple e-Fuse for Set-Top Boxes

# 9.2.1 Design Requirements

Table 3 lists the TPS25954x design requirements.

**Table 3. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE	
Input voltage , V <sub>IN</sub>	12 V	
Undervoltage lockout set point, V <sub>UV</sub>	4.3 V	
Overvoltage protection set point , V <sub>OV</sub>	Default: V <sub>OVC</sub> = 13.7 V	
Load at start-up, R <sub>L(SU)</sub>	4 Ω	
Current limit, I <sub>LIMIT</sub>	3.7 A	
Load capacitance, C <sub>OUT</sub>	1 μF	
Maximum ambient temperatures, T <sub>A</sub>	85°C	



#### 9.2.2 Detailed Design Procedure

The designer must know the following:

- · Normal input operation voltage
- Maximum output capacitance
- Maximum current Limit
- Load during start-up
- Maximum ambient temperature of operation

This design procedure seeks to control the junction temperature of device under both static and transient conditions by proper selection of output ramp-up time and associated support components. The designer can adjust this procedure to fit the application and design criteria.

#### 9.2.2.1 Programming the Current-Limit Threshold: R<sub>ILM</sub> Selection

The R<sub>ILM</sub> resistor at the ILM pin sets the over load current limit, this can be set using Equation 6.

$$R_{ILM} = \frac{2000}{I_{LIMIT} - 0.04} \tag{6}$$

For  $I_{LIMIT} = 3.7$  A, from Equation 6,  $R_{ILM}$  is 546  $\Omega$ , choose closest standard value resistor with 1% tolerance.

## 9.2.2.2 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) trip point is adjusted using the external voltage divider network of  $R_1$  and  $R_2$  as connected between IN, EN/UVLO and GND pins of the device. The values required for setting the undervoltage are calculated solving Equation 7.

$$V_{UV} = \frac{R1 + R2}{R2} \times V_{UVLO(R)}$$
 (7)

Where  $V_{UVLO(R)}$  is UVLO rising threshold (1.2 V). Because R1 and R2 leak the current from input supply  $V_{IN}$ , these resistors must be selected based on the acceptable leakage current from input power supply  $V_{IN}$ .

The current drawn by R1 and R2 from the power supply is  $I_{R12} = V_{IN} / (R1 + R2)$ .

However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current,  $I_{R12}$  must be chosen to be 20 times greater than the leakage current expected.

To set the UVLO at  $V_{LIVR} = 4.3 \text{ V}$ , select R2 = 387 k $\Omega$ , and R1 = 1 M $\Omega$ .

#### 9.2.2.3 Setting Output Voltage Ramp Time ( $T_{dVdT}$ )

For a successful design, the junction temperature of device must be kept below the absolute maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up with and without load.

The required ramp-up capacitor  $C_{dVdT}$  is calculated considering the two possible cases (see Case 1: Start-Up Without Load. Only Output Capacitance  $C_{OUT}$  Draws Current and Case 2: Start-Up With Load. Output Capacitance  $C_{OUT}$  and Load Draw Current).

# 9.2.2.3.1 Case 1: Start-Up Without Load. Only Output Capacitance C<sub>OUT</sub> Draws Current

During start-up, as the output capacitor charges, the voltage drop as well as the power dissipated across the internal FET decreases. The average power dissipated in the device during start-up is calculated using Equation 9.

For TPS2592xx device, the inrush current is determined as shown in Equation 8.

$$I_{INRUSH} = C_{OUT} \times \frac{V_{IN}}{T_{dVdT}}$$
(8)

Power dissipation during start-up is shown in Equation 9.



$$P_{D(INRUSH)} = 0.5 \times V_{IN} \times I_{INRUSH}$$
(9)

Equation 9 assumes that load does not draw any current until the output voltage has reached its final value.

#### 9.2.2.3.2 Case 2: Start-Up With Load. Output Capacitance Cour and Load Draw Current

When the load draws current during the turnon sequence, there is additional power dissipated. Considering a resistive load during start-up  $R_{L(SU)}$ , load current ramps up proportionally with increase in output voltage during  $T_{dVdT}$  time. Equation 10 to Equation 13 show the average power dissipation in the internal FET during charging time due to resistive load.

$$P_{D(LOAD)} = \left(\frac{1}{6}\right) \times \frac{V_{IN}^2}{R_{L(SU)}}$$
(10)

Total power dissipated in the device during start-up is Equation 11.

$$P_{D(STARTUP)} = P_{D(INRUSH)} + P_{D(LOAD)}$$
(11)

Total current during start-up is given by Equation 12.

$$I_{\text{STARTUP}} = I_{\text{INRUSH}} + I_{\text{L}}(t) \tag{12}$$

If  $I_{STARTUP} > I_{LIMIT}$ , the device limits the current to  $I_{LIMIT}$  and the current-limited charging time is determined by Equation 13.

$$T_{\text{dvdT(Current-Limited)}} = C_{\text{OUT}} \times R_{\text{L(SU)}} \times \left[ \frac{I_{\text{LIMIT}}}{I_{\text{INRUSH}}} - 1 + LN \left( \frac{I_{\text{INRUSH}}}{I_{\text{LIMIT}}} - \frac{V_{\text{IN}}}{R_{\text{L(SU)}}} \right) \right]$$
(13)

The power dissipation, with and without load, for selected start-up time must not exceed the shutdown limits as shown in Figure 59.




Figure 59. Thermal Shutdown Limit Plot

For the design example under discussion, select ramp-up capacitor  $C_{dVdt}$  = OPEN. The default slew rate for  $C_{dVdt}$  = OPEN is 38.2 mV/µs. With slew rate of 38.2 mV/µs, the ramp-up time  $T_{dVdt}$  for 12 V input is 248 µs.

The inrush current drawn by the load capacitance C<sub>OUT</sub> during ramp-up using Equation 14.

$$I_{INRUSH} = \frac{1 \mu F \times 38.2 \,\text{mV}}{\mu \text{s}} = 38.2 \,\text{mA}$$
 (14)

The inrush power dissipation is calculated using Equation 15.

$$P_{D(INRUSH)} = 0.5 \times 12 \times 38.2 \text{ m} \times 229.2 \text{ mW}$$
 (15)

For 229.2 mW of power loss, the thermal shutdown time of the device must not be less than the ramp-up time  $T_{dVdt}$  to avoid the false trip at the maximum operating temperature. Figure 59 shows the thermal shutdown limit at  $T_A = 85^{\circ}\text{C}$ , for 229.2 mW of power, the shutdown time is infinite. Therefore, it is safe to use 248  $\mu$ s as the start-up time without any load on the output.



The additional power dissipation when a 4  $\Omega$  load is present during start-up is calculated using Equation 10.

$$P_{D(LOAD)} = \frac{12 \times 12}{6 \times 4} = 6 \text{ W}$$
 (16)

The total device power dissipation during start-up is given in Equation 17.

$$P_{D(STARTUP)} = 6 + 229.2 \text{ m} = 6.229 \text{ W}$$
 (17)


The Figure 59 shows  $T_A = 85^{\circ}C$  and the thermal shutdown time for 6.229 W is more than 10 ms, which is well within the acceptable limits to not use an external capacitor  $C_{dVdt}$  with a start-up load of 4  $\Omega$ .

When  $C_{OUT}$  is large, there is a need to decrease the power dissipation during start-up. This can be done by increasing the value of the  $C_{dVdt}$  capacitor.

## 9.2.3 Support Component Selection: CIN

 $C_{IN}$  is a bypass capacitor to help control transient voltages, unit emissions, and local supply noise. Where acceptable, a value in the range from 0.001  $\mu F$  to 0.1  $\mu F$  is recommended for  $C_{IN}$ .


#### 9.2.4 Application Curves



#### 9.2.5 Controlled Power Down (Quick Output Discharge) Using TPS2595x5


When the TPS2595x5 device is disabled, the output voltage is left floating and the power-down profile is entirely dictated by the load. In some applications, this can lead to undesired activity because the load is not powered down to a defined state. Controlled output discharge can ensure the load is completely turned off and is not in an undefined operational state. The QOD pin in the TPS2595x5 device can be connected to the OUT pin to facilitate the Quick Output Discharge function, as shown in Figure 62. When the TPS2595x5 device is disabled, the QOD pin is pulled low and provides a quick discharge path for the output capacitor. The output voltage discharge rate is dictated by the output capacitor  $C_{OUT}$ , the total discharge path resistance (internal plus external), and the load.





Copyright © 2017, Texas Instruments Incorporated

Figure 62. Circuit Implementation With Quick Output Discharge Function using TPS2595x5



# 9.2.6 Overvoltage Lockout Using TPS259573

The TPS259573 device incorporates a circuit to protect the system during overvoltage conditions. A resistor divider connected from the supply to the  $\overline{\text{EN}/\text{OVLO}}$  pin to GND (as shown in Figure 65) programs the overvoltage threshold. A voltage more than  $V_{\text{OVLO}}$  on the  $\overline{\text{EN}/\text{OVLO}}$  pin turns off the internal FET and protects the downstream load. Figure 66 shows overvoltage cut-off at the input voltage of 15 V.






Figure 65. Circuit Implementation for Overvoltage Lockout using TPS259573




Figure 66. Overvoltage Lockout Response Using TPS259573



# 10 Power Supply Recommendations

The TPS2595xx devices are designed for a supply voltage range of 2.7 V  $\leq$  VIN  $\leq$  18 V. An input ceramic bypass capacitor higher than 0.1  $\mu$ F is recommended if the input supply is located more than a few inches from the device. The power supply must be rated higher than the set current limit to avoid voltage droops during overcurrent and short-circuit conditions.

#### 10.1 Transient Protection

In the case of a short circuit and overload current limit when the device interrupts current flow, the input inductance generates a positive voltage spike on the input, and the output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on the value of inductance in series to the input or output of the device. Such transients can exceed the absolute maximum ratings of the device if steps are not taken to address the issue. Typical methods for addressing transients include:

- Minimize lead length and inductance into and out of the device.
- Use a large PCB GND plane.
- Use a Schottky diode across the output to absorb negative spikes.
- Use a low-value ceramic capacitor  $C_{IN} = 0.001 \mu F$  to 0.1  $\mu F$  to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with Equation 18:

$$V_{\text{SPIKE}\,(\text{Absolute})} = V_{\text{(IN)}} + I_{\text{(LOAD)}} \times \sqrt{\frac{L_{\text{(IN)}}}{C_{\text{(IN)}}}}$$

#### where

- V<sub>(IN)</sub> is the nominal supply voltage
- I<sub>(LOAD)</sub> is the load current
- L<sub>(IN)</sub> equals the effective inductance seen looking into the source
- C<sub>(IN)</sub> is the capacitance present at the input

(18)

Some applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients from exceeding the absolute maximum ratings of the device.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and Schottky diode) is shown in Figure 67.




Figure 67. Circuit Implementation With Optional Protection Components



#### 10.2 Output Short-Circuit Measurements

It is difficult to obtain repeatable and similar short-circuit testing results. The following contribute to variation in results:

- Source bypassing
- Input leads
- Circuit layout
- Component selection
- Output shorting method
- · Relative location of the short
- Instrumentation

The actual short exhibits a certain degree of randomness because it microscopically bounces and arcs. Ensure that configuration and methods are used to obtain realistic results. Do not expect to see waveforms exactly like those in this data sheet because every setup is different.

## 11 Layout

# 11.1 Layout Guidelines

- For all applications, a ceramic decoupling capacitor of 0.01 µF or greater is recommended between the IN terminal and GND terminal. For hot-plug applications, where input power-path inductance is negligible, this capacitor can be eliminated or minimized.
- The optimal placement of the decoupling capacitor is closest to the IN and GND terminals of the device. Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the GND terminal of the IC. See Figure 68 for a PCB layout example.
- High current-carrying power-path connections must be as short as possible and must be sized to carry at least twice the full-load current.
- The GND terminal must be tied to the PCB ground plane at the terminal of the IC. The PCB ground must be a copper plane or island on the board.
- Locate the following support components close to their connection pins:
  - R<sub>ILM</sub>
  - C<sub>dVdT</sub>
  - Resistors for the EN/UVLO (or EN/OVLO) pin


Connect the other end of the component to the GND pin of the device with shortest trace length. The trace routing for the  $R_{ILM}$  and  $C_{dVdT}$  components to the device must be as short as possible to reduce parasitic effects on the current limit and soft start timing. These traces must not have any coupling to switching signals on the board.

- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the
  device they are intended to protect. These protection devices must be routed with short traces to reduce
  inductance. For example, a protection Schottky diode is recommended to address negative transients due to
  switching of inductive loads, and it must be physically close to the OUT pins.
- Obtaining acceptable performance with alternate layout schemes is possible; *Layout Example* has been shown to produce good results and is intended as a guideline.



# 11.2 Layout Example





(1) Optional: Needed only to suppress the transients caused by inductive load switching

Figure 68. TPS2595xx Layout



# 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following: TPS2595EVM eFuse Evaluation Board TPS2595xx Design Calculation Tool

#### 12.1.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 4. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS259520	Click here	Click here	Click here	Click here	Click here
TPS259521	Click here	Click here	Click here	Click here	Click here
TPS259530	Click here	Click here	Click here	Click here	Click here
TPS259531	Click here	Click here	Click here	Click here	Click here
TPS259533	Click here	Click here	Click here	Click here	Click here
TPS259540	Click here	Click here	Click here	Click here	Click here
TPS259541	Click here	Click here	Click here	Click here	Click here
TPS259570	Click here	Click here	Click here	Click here	Click here
TPS259571	Click here	Click here	Click here	Click here	Click here
TPS259573	Click here	Click here	Click here	Click here	Click here
TPS259525	Click here	Click here	Click here	Click here	Click here
TPS259535	Click here	Click here	Click here	Click here	Click here

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



## 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS2595





21-Dec-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS259520DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES20	Samples
TPS259520DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES20	Samples
TPS259521DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES21	Samples
TPS259521DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES21	Samples
TPS259525DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES25	Samples
TPS259525DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES25	Samples
TPS259530DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES30	Samples
TPS259530DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES30	Samples
TPS259531DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES31	Samples
TPS259531DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES31	Samples
TPS259533DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES33	Samples
TPS259533DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES33	Samples
TPS259535DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES35	Samples
TPS259535DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES35	Samples
TPS259540DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES40	Samples
TPS259540DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES40	Samples
TPS259541DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES41	Samples



# PACKAGE OPTION ADDENDUM

21-Dec-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	_		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS259541DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES41	Samples
TPS259570DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES70	Samples
TPS259570DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES70	Samples
TPS259571DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES71	Samples
TPS259571DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES71	Samples
TPS259573DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES73	Samples
TPS259573DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ES73	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

21-Dec-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2017


# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS259520DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259520DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259521DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259521DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259525DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259525DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259530DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259530DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259531DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259531DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259533DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259533DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259535DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259535DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259540DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259540DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259541DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259541DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Dec-2017

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS259570DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259570DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259571DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259571DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259573DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259573DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



## \*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS259520DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259520DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259521DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259521DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259525DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259525DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259530DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259530DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259531DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259531DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259533DSGR	WSON	DSG	8	3000	210.0	185.0	35.0



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Dec-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS259533DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259535DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259535DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259540DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259540DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259541DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259541DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259570DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259570DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259571DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259571DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS259573DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS259573DSGT	WSON	DSG	8	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4208210/C





PLASTIC SMALL OUTLINE - NO LEAD




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.