











TPS22965-Q1

SLVSCI3B - APRIL 2014-REVISED DECEMBER 2015

TPS22965x-Q1 5.5-V, 4-A, 16-mΩ On-Resistance Load Switch

Features

- **Qualified for Automotive Applications**
 - AEC-Q100 Qualified
 - Device Temperature Grade 2: -40°C to 105°C (TPS22965-Q1, TPS22965N-Q1)
 - Device Temperature Grade 1: –40°C to 125°C (TPS22965W-Q1, TPS22965NW-Q1)
 - Device HBM ESD Classification Level 3A
 - Device CDM ESD Classification Level C6
- Integrated Single Channel Load Switch
- Input Voltage Range: 0.8 V to 5.5 V
- Ultra-Low On Resistance (RON)
 - $R_{ON} = 16 \text{ m}\Omega$ at $V_{IN} = 5 \text{ V} (V_{BIAS} = 5 \text{ V})$
 - $-R_{ON} = 16 \text{ m}\Omega \text{ at } V_{IN} = 3.6 \text{ V } (V_{BIAS} = 5 \text{ V})$
 - R_{ON} = 16 m Ω at V_{IN} = 1.8 V (V_{BIAS} = 5 V)
- 4 A Maximum Continuous Switch Current
- Low Quiescent Current (50 µA)
- Low Control Input Threshold Enables Use of 1.2-V, 1.8-V, 2.5-V and 3.3-V Logic
- Configurable Rise Time
- Quick Output Discharge (QOD) (TPS22965-Q1 and TPS22965W-Q1 Only)
- WSON 8-pin Package with Thermal Pad

Applications

- **Automotive Electronics**
- Infotainment
- ADAS (Advanced Driver Assistance Systems)

3 Description

The TPS22965x-Q1 is a small, ultralow-R_{ON}, singlechannel load switch with controlled turn on. The device contains an N-channel MOSFET that can operate over an input voltage range of 0.8 V to 5.5 V and can support a maximum continuous current of 4 A. The VOUT rise time is configurable so that inrush current may be reduced. The TPS22965-Q1 and TPS22965W-Q1 devices include a 225-Ω on-chip load resistor for quick output discharge when the switch is turned off.


The TPS22965x-Q1 devices are available in a small, space-saving 2.00 mm x 2.00 mm 8-pin WSON package (DSG) with integrated thermal pad allowing for high power dissipation. The TPS22965-Q1 and TPS22965N-Q1 devices are characterized operation over the free-air temperature range of –40°C to 105°C. Furthermore, the TPS22965W-Q1 and TPS22965NW-Q1 devices feature wettable flanks in the same SON package (DSG) and it is characterized for operation over the free-air temperature range of -40°C to 125°C.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS22965-Q1			
TPS22965N-Q1	W(00N (0)	0.00	
TPS22965W-Q1	WSON (8)	2.00 mm × 2.00 mm	
TPS22965NW-Q1	/-Q1		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



R_{ON} vs V_{IN} ($V_{BIAS} = 5$ V, $I_{OUT} = -200$ mA)






Table of Contents

1	Features 1		8.3 Feature Description	17
2	Applications 1		8.4 Device Functional Modes	17
3	Description 1	9	Application and Implementation	18
4	Revision History2		9.1 Application Information	18
5	Device Comparison Table3		9.2 Typical Application	19
6	Pin Configuration and Functions	10	Power Supply Recommendations	<mark>2</mark> 1
7	Specifications4	11	Layout	21
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	21
	7.2 ESD Ratings		11.2 Layout Example	21
	7.3 Recommended Operating Conditions		11.3 Thermal Consideration	21
	7.4 Thermal Information	12	Device and Documentation Support	22
	7.5 Electrical Characteristics (V _{BIAS} = 5 V)		12.1 Documentation Support	<mark>22</mark>
	7.6 Electrical Characteristics (V _{BIAS} = 2.5 V)		12.2 Community Resources	<mark>2</mark> 2
	7.7 Switching Characteristics		12.3 Trademarks	22
	7.8 Typical Characteristics		12.4 Electrostatic Discharge Caution	22
8	Detailed Description		12.5 Glossary	<mark>2</mark> 2
•	8.1 Overview	13	Mechanical, Packaging, and Orderable	
	8.2 Functional Block Diagram		Information	22
	5.2 · G. 5.5 · G. 5.5 · G. 6.4			

4 Revision HistoryNOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2015) to Revision B	Page			
Updated status of TPS22965W-Q1 part to ACTIVE	1			
Added 125°C temperature performance to typical AC timing parameters				
Changes from Original (April 2014) to Revision A	Page			
Changes from Original (April 2014) to Revision A Added TPS22965N-Q1 part number.				
	1			

Submit Documentation Feedback




5 Device Comparison Table

DEVICE	R _{ON} AT 3.3 V (TYP)	QUICK OUTPUT DISCHARGE	PACKAGE WITH WETTABLE FLANKS	MAXIMUM OUTPUT CURRENT	TEMPERATURE RANGE
TPS22965-Q1	16 mΩ	Yes	No	4 A	–40°C to 105°C
TPS22965N-Q1	16 mΩ	No	No	4 A	–40°C to 105°C
TPS22965W-Q1	16 mΩ	Yes	Yes	4 A	–40°C to 125°C
TPS22965NW-Q1	16 mΩ	No	Yes	4 A	–40°C to 125°C

6 Pin Configuration and Functions

DSG Package 8-Pin WSON With Exposed Thermal Pad Top View



Pin Functions

PIN		1/0	DESCRIPTION						
NO.	NAME	1/0	DESCRIPTION						
1 2	VIN	I	Switch input. Input bypass capacitor recommended for minimizing V _{IN} dip. Must be connected to Pin 1 and Pin 2. See the <i>Application and Implementation</i> section for more information.						
3	ON	I	Active high switch control input. Do not leave floating.						
4	VBIAS	1	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 V to 5.5 V. See the <i>Application and Implementation</i> section for more information.						
5	GND	_	Device ground						
6	СТ	0	Switch slew rate control. Can be left floating. See the <i>Application and Implementation</i> section for more information.						
7	VOLIT	0	Cuitab autaut						
8	VOUT	0	Switch output						
_	Thermal pad	_	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See the <i>Layout</i> section for layout guidelines.						



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT (2)
V _{IN}	Input voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	6	V
V_{BIAS}	Bias voltage	-0.3	6	V
V _{ON}	On voltage	-0.3	6	V
I _{MAX}	Maximum continuous switch current		4	Α
I _{PLS}	Maximum pulsed switch current, pulse < 300 µs, 2% duty cycle		6	Α
TJ	Maximum junction temperature		150	°C
T _{STG}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic dischar	Floatroatatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	V
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{IN}	Input voltage		0.8	V_{BIAS}	V
V_{BIAS}	Bias voltage		2.5	5.5	V
V_{ON}	ON voltage			5.5	V
V_{OUT}	Output voltage			V_{IN}	V
V_{IH}	High-level input voltage, ON	V _{BIAS} = 2.5 V to 5.5 V	1.2	5.5	V
V_{IL}	Low-level input voltage, ON	V _{BIAS} = 2.5 V to 5.5 V	0	0.5	V
C _{IN}	Input capacitor		1 (1)		μF
_	Operating free-air temperature (2)	TPS22965N-Q1, TPS22965-Q1	-40	105	°C
T _A		TPS22965NW-Q1, TPS22965W-Q1	-40	125	C

⁽¹⁾ See the Application and Implementation section.

Product Folder Links: TPS22965-Q1

⁽²⁾ All voltage values are with respect to network ground pin.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

⁽²⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $[T_{A(max)}]$ is dependent on the maximum operating junction temperature $[T_{J(max)}]$, the maximum power dissipation of the device in the application $[P_{D(max)}]$, and the junction-to-ambient thermal resistance of the part/package in the application $(R_{J\theta A})$, as given by the following equation: $T_{A(max)} = T_{J(max)} - (R_{\theta JA} \times P_{D(max)})$



7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS22965-Q1, TPS22965N-Q1	TPS22965W-Q1, TPS22965NW-Q1	
		DSG (SON)	DSG (SON)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	72.3	67.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	96.1	95	°C/W
R _{0JB}	Junction-to-board thermal resistance	42.1	37.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	3.3	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	42.5	37.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	13.2	8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics (V_{BIAS} = 5 V)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $\text{T}_{\text{A}} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS		T _A	MIN TYP	MAX	UNIT
POWER S	UPPLIES AND CURRENTS	1	-		•		
1 1/	V suissant sumant	$I_{OUT} = 0 \text{ mA},$		-40°C to 105°C	50	75	
$I_Q V_{BIAS}$	V _{BIAS} quiescent current	$V_{IN} = V_{ON} = V_{BIAS}$	_S = 5 V	-40°C to 125°C	50	75	μA
1 1/	V shutdania animant	V CND V	0.1/	–40°C to 105°C		2	
$I_{SD} V_{BIAS}$	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OU}$	T = 0 V	-40°C to 125°C		2	μΑ
	V _{IN} off-state supply current	$V_{IN} = 5$ $V_{ON} = GND,$ $V_{OUT} = 0 V$ $V_{IN} = 3.$ $V_{IN} = 1.$	\/ F\/	–40°C to 105°C	0.2	8	uA
			v _{IN} = 5 v	-40°C to 125°C		36	
			V _{IN} = 3.3 V	-40°C to 105°C	0.02	3	
1 1/				-40°C to 125°C		13	
$I_{SD} V_{IN}$.,	–40°C to 105°C	0.01	2	
			V _{IN} = 1.8 V	-40°C to 125°C		6	
			V 00V	-40°C to 105°C	0.005	1	
		$V_{IN} = 0.8 \text{ V}$	-40°C to 125°C		4		
	ON win in what lands are assument	V 55V		–40°C to 105°C		0.5	
I _{ON}	ON pin input leakage current	$V_{ON} = 5.5 \text{ V}$		-40°C to 125°C		0.5	μA

Product Folder Links: TPS22965-Q1



Electrical Characteristics (V_{BIAS} = 5 V) (continued)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \le T_{A} \le 105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $T_{A} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CON	DITIONS	T _A	MIN	TYP	MAX	UNIT
RESISTA	NCE CHARACTERISTICS	•						
				25°C		16	23	1
			V _{IN} = 5 V	–40°C to 105°C 965N-Q1, 965-Q1			25	mΩ
			VIN = 5 V	-40°C to 105°C 965NW-Q1, 965W-Q1			26	11122
				–40°C to 125°C			28	
				25°C		16	23	
			V _{IN} = 3.3 V	-40°C to 105°C 965N-Q1, 965-Q1			25	mΩ
			V _{IN} = 3.3 V	-40°C to 105°C 965NW-Q1, 965W-Q1			26	11122
				-40°C to 125°C			27	
				25°C		16	23	
		$I_{OUT} = -200 \text{ mA},$ $V_{BIAS} = 5 \text{ V}$	V _{IN} = 1.8 V	-40°C to 105°C 965N-Q1, 965-Q1			25	mΩ
				-40°C to 105°C 965NW-Q1, 965W-Q1			26	
	ON state mediates as			-40°C to 125°C			27	
R _{ON}	ON-state resistance		V _{IN} = 1.5 V	25°C		16	23	
				-40°C to 105°C 965N-Q1, 965-Q1			25	0
				-40°C to 105°C 965NW-Q1, 965W-Q1			26	mΩ
				-40°C to 125°C			27	
				25°C		16	23	
			V 42V	-40°C to 105°C 965N-Q1, 965-Q1			25	mΩ
			V _{IN} = 1.2 V	-40°C to 105°C 965NW-Q1, 965W-Q1			26	
				-40°C to 125°C			27	ì
				25°C		16	23	·
			V -0.9.V	-40°C to 105°C 965N-Q1, 965-Q1			25	1
			V _{IN} = 0.8 V	-40°C to 105°C 965NW-Q1, 965W-Q1			26	mΩ
				-40°C to 125°C			27	
R _{PD} ⁽¹⁾	Output pull-down resistance	V _{IN} = 5 V, V _{ON} = 0	\/ \lance = 1 m^	-40°C to 105°C		225	300	Ω
IVAD	Output pull-down resistance	$v_{IN} = 3 v, v_{ON} = 0$	v, iOUT = 1 IIIA	-40°C to 125°C		225	300	3.2

⁽¹⁾ TPS22965-Q1 and TPS22965W-Q1 Only

Submit Documentation Feedback



7.6 Electrical Characteristics ($V_{BIAS} = 2.5 \text{ V}$)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $\text{T}_{\text{A}} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS		T _A	MIN TYP	MAX	UNIT
POWER SI	UPPLIES AND CURRENTS						
1 1/	\/ auiocont current	I _{OUT} = 0 mA,		-40°C to 105°C	20	30	
$I_Q V_{BIAS}$	V _{BIAS} quiescent current	$V_{IN} = V_{ON} = V_{BIAS}$	_S = 2.5 V	-40°C to 125°C	20	30	μA
1 1/	\/ ab.itala.iia ai.imaat	V CND V	0.1/	-40°C to 105°C		2	
I _{SD} V _{BIAS}	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OU}$	T = 0 V	-40°C to 125°C		2	μΑ
		$V_{IN} = 2.5$ $V_{ON} = GND,$ $V_{OUT} = 0 V$ $V_{IN} = 1.8$ $V_{IN} = 1.2$	V 0.5.V	-40°C to 105°C	0.01	3	
			V _{IN} = 2.5 V	-40°C to 125°C		13	uA
			V _{IN} = 1.8 V	-40°C to 105°C	0.01	2	
1 1/				-40°C to 125°C		6	
$I_{SD} V_{IN}$	V _{IN} off-state supply current			-40°C to 105°C	0.005	2	
			V _{IN} = 1.2 V	-40°C to 125°C		6	
			V 0.0.V	-40°C to 105°C	0.003	1	
		$V_{IN} = 0.8 \text{ V}$	-40°C to 125°C		4		
	ON min in must lead on a comment	V 55V		-40°C to 105°C		0.5	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		-40°C to 125°C		0.5	μΑ

Product Folder Links: TPS22965-Q1



Electrical Characteristics (V_{BIAS} = 2.5 V) (continued)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature: $-40^{\circ}\text{C} \le T_{A} \le 105^{\circ}\text{C}$ (TPS22965N-Q1, TPS22965-Q1), $-40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$ (TPS22965NW-Q1, TPS22965W-Q1). Typical values are for $T_{A} = 25^{\circ}\text{C}$.

	PARAMETER	TEST CON	DITIONS	T _A	MIN T	ΥP	MAX	UNIT
RESISTA	NCE CHARACTERISTICS	"			•			
				25°C		20	26	
			V 05V	-40°C to 105°C 965N-Q1, 965-Q1			28	
			V _{IN} = 2.5 V	-40°C to 105°C 965NW-Q1, 965W-Q1			32	mΩ
				-40°C to 125°C			34	
				25°C		19	26	
			V 4.0.V	-40°C to 105°C 965N-Q1, 965-Q1			28	0
R _{ON}			V _{IN} = 1.8 V	-40°C to 105°C 965NW-Q1, 965W-Q1			30	mΩ
				-40°C to 125°C			32	
				25°C		18	25	
	ON-state resistance	I _{OUT} = -200 mA,	V 45V	-40°C to 105°C 965N-Q1, 965-Q1			27	mΩ
	ON-State resistance	$V_{BIAS} = 2.5 V$	V _{IN} = 1.5 V	-40°C to 105°C 965NW-Q1/965W-Q1			29	11122
				-40°C to 125°C			31	
				25°C		18	25	
			V 42V	-40°C to 105°C 965N-Q1, 965-Q1			27	
			V _{IN} = 1.2 V	-40°C to 105°C 965NW-Q1, 965W-Q1			28	mΩ
				–40°C to 125°C			30	
				25°C		17	25	
			V 00V	-40°C to 105°C 965N-Q1, 965-Q1			27	0
			V _{IN} = 0.8 V	-40°C to 105°C 965NW-Q1, 965W-Q1			28	mΩ
				-40°C to 125°C			30	
5 (1)	Output pulldown rooists:	V 25VV	0.1/ 1 1	-40°C to 105°C	2	275	325	0
R _{PD} (1)	Output pulldown resistance	$V_{IN} = 2.5 \text{ V}, V_{ON} =$	υ ν, ι _{ΟυΤ} = 1 mA	-40°C to 125°C	2	275	330	Ω

⁽¹⁾ TPS22965-Q1 and TPS22965W-Q1 only


Submit Documentation Feedback



7.7 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted). These switching characteristics are only valid for the power-up sequence where VIN and VBIAS are already in steady state condition before the ON pin is asserted high.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
V _{IN} = \	/ _{ON} = V _{BIAS} = 5 V, T _A = 25	©C (unless otherwise noted)	•		
t _{ON}	Turnon time		1600		μs
t _{OFF}	Turnoff time		9		μs
t _R	V _{OUT} rise time	R_L = 10 Ω , C_L = 0.1 μ F, C_T = 1000 pF, C_{IN} = 1 μ F	1985		μs
t _F	V _{OUT} fall time		3		μs
t _D	ON delay time		660		μs
V _{IN} = 0	$0.8 \text{ V}, \text{ V}_{ON} = \text{V}_{BIAS} = 5 \text{ V}, \text{ T}$	Γ _A = 25°C (unless otherwise noted)			
t _{ON}	Turnon time		730		μs
t _{OFF}	Turnoff time		100		μs
t_R	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF, \ C_{IN} = 1 \ \mu F$	380		μs
t _F	V _{OUT} fall time		8		μs
t _D	ON delay time		560		μs
$V_{IN} = 2$	$2.5 \text{ V}, \text{ V}_{ON} = 5 \text{ V}, \text{ V}_{BIAS} = 2$	2.5 V, T _A = 25°C (unless otherwise noted)			
t _{ON}	Turnon time		2435		μs
t _{OFF}	Turnoff time		9		μs
t _R	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF, \ C_{IN} = 1 \ \mu F$	2515		μs
t _F	V _{OUT} fall time		4		μs
t_D	ON delay time		1230		μs
$V_{IN} = 0$	$0.8 \text{ V}, \text{ V}_{ON} = 5 \text{ V}, \text{ V}_{BIAS} = 2$	2.5 V, T _A = 25°C (unless otherwise noted)			
t _{ON}	Turnon time		1565		μs
t _{OFF}	Turnoff time		70		μs
t _R	V _{OUT} rise time	R_L = 10 Ω, C_L = 0.1 μF, C_T = 1000 pF, C_{IN} = 1 μF	930		μs
t _F	V _{OUT} fall time		8		μs
t_D	ON delay time		1110		μs



A. Rise and fall times of the control signal are 100 ns.

Figure 1. Test Circuit




Figure 2. t_{ON} and t_{OFF} Waveforms


Submit Documentation Feedback



7.8 Typical Characteristics

7.8.1 Typical DC Characteristics

 $T_A = 125$ °C data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.




Submit Documentation Feedback



Typical DC Characteristics (continued)


 $T_A = 125$ °C data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.






Typical DC Characteristics (continued)

 $T_A = 125$ °C data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.



7.8.2 Typical Switching Characteristics

 T_A = 25°C, C_T = 1000 pF, C_{IN} = 1 μ F, C_L = 0.1 μ F, R_L = 10 Ω (unless otherwise specified). T_A = 125°C data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.




Submit Documentation Feedback



Typical Switching Characteristics (continued)

 $T_A = 25^{\circ}C$, $C_T = 1000$ pF, $C_{IN} = 1$ μ F, $C_L = 0.1$ μ F, $R_L = 10$ Ω (unless otherwise specified). $T_A = 125^{\circ}C$ data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.




Submit Documentation Feedback Copyright © 2014-2015, Texas Instruments Incorporated



Typical Switching Characteristics (continued)

 T_A = 25°C, C_T = 1000 pF, C_{IN} = 1 μ F, C_L = 0.1 μ F, R_L = 10 Ω (unless otherwise specified). T_A = 125°C data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.




Submit Documentation Feedback



Typical Switching Characteristics (continued)

 T_A = 25°C, C_T = 1000 pF, C_{IN} = 1 μ F, C_L = 0.1 μ F, R_L = 10 Ω (unless otherwise specified). T_A = 125°C data is only applicable to TPS22965NW-Q1 and TPS22965W-Q1.






8 Detailed Description

8.1 Overview

The TPS22965x-Q1 is a single channel, 4-A load switch in an 8-pin SON package. To reduce the voltage drop in high current rails, the device implements an ultra-low resistance N-channel MOSFET. The device has a programmable slew rate for applications that require specific rise-time.

The device has very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and BOM count.

8.2 Functional Block Diagram



Submit Documentation Feedback



8.3 Feature Description

8.3.1 Adjustable Rise Time

A capacitor to GND on the CT pin sets the slew rate. The voltage on the CT pin can be as high as 12 V. Therefore, the minimum voltage rating for the CT cap should be 25 V for optimal performance. An approximate formula for the relationship between CT and slew rate when V_{BIAS} is set to 5 V is shown in Equation 1. This equation accounts for 10% to 90% measurement on V_{OUT} and does **NOT** apply for CT = 0 pF. Use Table 1 to determine rise times for when CT = 0 pF.

$$SR = 0.38 \times CT + 34$$

where

- SR = slew rate (in μs/V)
- CT = the capacitance value on the CT pin (in pF)
- The units for the constant 34 are μ s/V. The units for the constant 0.38 are μ s/(V × pF). (1)

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 1 contains rise time values measured on a typical device. The rise times listed in Table 1 are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition before the ON pin is asserted high.

RISE TIME (μ s) 10% - 90%, C_L = 0.1 μ F, C_{IN} = 1 μ F, R_L = 10 Ω , V_{BIAS} = 5 VTYPICAL VALUES at 25°C WITH A 25-V X7R 10% CERAMIC CAPACITOR on CT CT (pF) VIN = 5 VVIN = 3.3 V**VIN = 1.8 V VIN** = 1.5 V VIN = 1.2 V VIN = 1.05 VVIN = 0.8 V

Table 1. Rise Time vs CT Capacitor

8.3.2 Quick Output Discharge (TPS22965-Q1 and TPS22965W-Q1 Only)

The TPS22965-Q1 and TPS22965W-Q1 include a Quick Output Discharge (QOD) feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 225 Ω and prevents the output from floating while the switch is disabled.

8.3.3 Low Power Consumption During Off State

The I_{SD} V_{IN} supply current is 0.01 μA typical at 1.8 V VIN. Typically, the downstream loads would have a significantly higher off-state leakage current. The load switch allows system standby power consumption to be reduced.

8.4 Device Functional Modes

Table 2 lists the VOUT pin state as determined by the ON pin.

Table 2. Functional Table

ON	TPS22965N-Q1 AND TPS22965NW-Q1	TPS22965-Q1 AND TPS22965W- Q1		
L	Open	GND		
Н	VIN	VIN		

Product Folder Links: TPS22965-Q1



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This section will highlight some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device on www.ti.com for further aid.

9.1.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the V_{IN} and V_{BIAS} conditions of the device. Refer to the R_{ON} specification of the device in the *Electrical Characteristics* ($V_{BIAS} = 2.5 \ V$) table of this datasheet. Once the R_{ON} of the device is determined based upon the V_{IN} and V_{BIAS} conditions, use Equation 2 to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON}$$

where

- ΔV = voltage drop from VIN to VOUT
- I_{LOAD} = load current
- R_{ON} = On-resistance of the device for a specific V_{IN} and V_{BIAS} combination

(2)

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

9.1.2 On-Off Control

The ON pin controls the state of the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

9.1.3 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high current applications. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

9.1.4 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a $C_{I\ N}$ greater than C_{L} is highly recommended. A C_{L} greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_{L} ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup; however, a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more V_{IN} dip upon turn-on due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see the *Adjustable Rise Time* section).

9.1.5 V_{IN} and V_{BIAS} Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \le V_{BIAS}$. The device will still be functional if $V_{IN} > V_{BIAS}$ but it will exhibit R_{ON} greater than what is listed in the *Electrical Characteristics* ($V_{BIAS} = 2.5 \ V$) table. See Figure 34 for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Be sure to never exceed the maximum voltage rating for V_{IN} and V_{BIAS} .

Product Folder Links: TPS22965-Q1



Application Information (continued)




Figure 34. R_{ON} vs. V_{IN} ($V_{IN} > V_{BIAS}$)

9.2 Typical Application

This application demonstrates how the TPS22965x-Q1 can be used to power downstream modules.




Figure 35. Schematic for Powering a Downstream Module

9.2.1 Design Requirements

Use the values listed in Table 3 as the design parameters.

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE				
V _{IN}	3.3 V				
V_{BIAS}	5 V				
C _L	22 μF				
Maximum Acceptable Inrush Current	400 mA				

Copyright © 2014–2015, Texas Instruments Incorporated

Submit Documentation Feedback



9.2.2 Detailed Design Procedure

9.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to the set value (3.3-V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

Inrush Current = $C \times dV/dt$

where

- C = output capacitance
- dV = output voltage
- dt = rise time (3)


The TPS22965x-Q1 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turn-on. The appropriate rise time can be calculated using the design requirements and the inrush current equation.

$$400 \text{ mA} = 22 \mu\text{F} \times 3.3 \text{ V} / \text{dt}$$
 (4)

$$dt = 181.5 \,\mu s$$
 (5)

To ensure an inrush current of less than 400 mA, choose a CT value that will yield a rise time of more than 181.5µs. See the oscilloscope captures in the *Application Curves* section for an example of how the CT capacitor can be used to reduce inrush current.

9.2.3 Application Curves



Submit Documentation Feedback



10 Power Supply Recommendations


The device is designed to operate from a VBIAS range of 2.5 V to 5.5 V and a VIN range of 0.8 V to VBIAS.

Layout

11.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance. The CT trace should be as short as possible to avoid parasitic capacitance.

11.2 Layout Example



(1) Thermal relief vias. Thermal relief vias connected to the exposed thermal pad

Figure 38. Layout Recommendation

11.3 Thermal Consideration

The maximum IC junction temperature should be restricted to 150°C under normal operating conditions. To calculate the maximum allowable dissipation, P_{D(max)} for a given output current and ambient temperature, use the following equation as a guideline:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{\theta_{JA}}$$

where

- $P_{D(max)}$ = maximum allowable power dissipation
- T_{J(max)} = maximum allowable junction temperature (150°C for the TPS22965x-Q1)
- T_A = ambient temperature of the device
- Θ_{IA} = junction to air thermal impedance. See the *Thermal Information* table. This parameter is highly dependent upon board layout

Refer to Figure 38, notice the thermal vias located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.

(6)



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Load Switches: What Are They, Why Do You Need Them And How Do You Choose The Right One?, SLVA652
- Load Switch Thermal Considerations, SLVUA74
- Managing Inrush Current, SLVA670
- TPS22965WDSGQ1EVM 5.7-V, 4-A, 16-mΩ On-Resistance Load Switch, SLVUAL4

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: TPS22965-Q1




DSG0008B



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com




EXAMPLE BOARD LAYOUT

DSG0008B

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

www.ti.com




EXAMPLE STENCIL DESIGN

DSG0008B

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com





17-Dec-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS22965NQWDSGRQ1	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	11B	Samples
TPS22965NQWDSGTQ1	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	11B	Samples
TPS22965NTDSGRQ1	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZDXI	Samples
TPS22965NTDSGTQ1	PREVIEW	WSON	DSG	8	250	TBD	Call TI	Call TI	-40 to 105		
TPS22965QWDSGRQ1	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	11A	Samples
TPS22965QWDSGTQ1	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	11A	Samples
TPS22965TDSGRQ1	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZYE	Samples
TPS22965TDSGTQ1	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZYE	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

17-Dec-2015

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS22965-Q1:

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Mar-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22965NQWDSGRQ1	WSON	DSG	8	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965NQWDSGTQ1	WSON	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965NTDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965QWDSGRQ1	WSON	DSG	8	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965QWDSGTQ1	WSON	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22965TDSGRQ1	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965TDSGTQ1	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 5-Mar-2016




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22965NQWDSGRQ1	WSON	DSG	8	3000	195.0	200.0	45.0
TPS22965NQWDSGTQ1	WSON	DSG	8	250	195.0	200.0	45.0
TPS22965NTDSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22965QWDSGRQ1	WSON	DSG	8	3000	195.0	200.0	45.0
TPS22965QWDSGTQ1	WSON	DSG	8	250	195.0	200.0	45.0
TPS22965TDSGRQ1	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22965TDSGTQ1	WSON	DSG	8	250	210.0	185.0	35.0

DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



DSG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4208347/I 06/15

NOTE: All linear dimensions are in millimeters



DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity