

[Sample &](#page-25-0) $\frac{1}{2}$ Buy

[TPS22958](http://www.ti.com/product/tps22958?qgpn=tps22958), [TPS22958N](http://www.ti.com/product/tps22958n?qgpn=tps22958n)

SLVSCX7A –FEBRUARY 2015–REVISED MARCH 2015

TPS22958x 5.5-V, 4-A / 6-A, 14-mΩ Load Switch with Adjustable Rise Time

Texas

INSTRUMENTS

- Integrated N-Channel Load Switch • EPOS
- Input Voltage Range: 0.6 V to 5.5 V Factory Automation/Control
- VBIAS Voltage Range: 2.5 V to 5.5 V Building Automation
- R_{ON} Resistance Printers
	- $-$ R_{ON} = 14 mΩ at V_{IN} = 5 V (V_{BIAS} = 5 V) Wave Soldering Manufacturing
	- R_{ON} = 13 mΩ at V_{IN} = 3.3 V (V_{BIAS} = 5 V)
	- $-$ R_{ON} = 13 mΩ at V_{IN} = 1.8 V (V_{BIAS} = 5 V) 3 **Description**
-
-
- -
-
-
-
- -
- - $-$ 3.0 mm x 4.9 mm x 1.1 mm and 0.65 mm pitch temperature range of -40 $^{\circ}$ C to 105 $^{\circ}$ C.
- ESD Performance Tested per JEDEC STD. **Device Information[\(1\)](#page-0-0)**
	- $-$ 2-kV HBM and 1-kV CDM
- Latch-Up Performance Exceeds 100 mA per JESD 78, Class II
-
- See *[Adjustable](#page-18-0) Rise Time* section for CT value vs. rise time the end of the data sheet.
- (2) Not featured in the TPS22958N device.

1 Features 2 Applications

-
-
-
-
-

The TPS22958x is a small, single channel load 4 A Maximum Continuous Switch Current (DGK switch with an adjustable rise time. The device

Fackage) contains an N-Channel MOSFET that can operate

6 A Maximum Continuous Switch Current (DGN sover an input voltage range of over an input voltage range of 0.6 V to 5.5 V and can Package) support a maximum continuous current of 4 A (DGK Low Quiescent Current **Example 2** backage) or 6 A (DGN package). The switch is controlled by an on/off input, which is capable of $-$ 55 μ A at V_{BIAS} = 5 V interfacing directly with low voltage control signals.
Low Control Input Threshold Enables Use of

 $\frac{1.2 \text{ V}}{1.2 \text{ V}} = 1.2 \text{ V} = 1.2 \text{ V}$ capacitor to the CT pin will change the rise time: Quick Output Discharge $(QOD)^{(2)}$ increasing the value of the capacitor will increase the rise time. The TPS22958x is available in two space- • DGK 8-Pin Package: saving packages (DGK and DGN) with or without a – 3.0 mm x 4.9 mm x 1.1 mm and 0.65 mm pitch thermal pad for high power dissipation. The device is
DGN 8-Pin Package with Thermal Pad: characterized for operation over the free-air characterized for operation over the free-air

• GPIO Enable – Active High (1) For all available packages, see the orderable addendum at (1) See Adjustable Pice Time section for CT value vs rise time (1) For all available packages, see the orderable addendum at

Typical Application Schematic

Table of Contents

4 Revision History

ISTRUMENTS

EXAS

5 Device Comparison Table

6 Pin Configuration and Functions

Pin Functions

(1) Only available for the DGN package

[TPS22958](http://www.ti.com/product/tps22958?qgpn=tps22958), [TPS22958N](http://www.ti.com/product/tps22958n?qgpn=tps22958n)

SLVSCX7A –FEBRUARY 2015–REVISED MARCH 2015 **www.ti.com**

EXAS STRUMENTS

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature (unless otherwise noted)⁽¹⁾ (2)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

7.3 Recommended Operating Conditions

(1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $[T_{A(max)}]$ is dependent on the maximum operating junction temperature $[T_{J(max)}]$, the maximum power dissipation of the device in the application $[P_{D(max)}]$, and the junction-to-ambient thermal resistance of the part/package in the application $(R_{\theta JA})$, as given by the following equation: $T_{A(max)} = T_{J(max)} - (R_{\theta JA} \times P_{D(max)})$.

(2) Refer to the *Application [Information](#page-19-1)* section.

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/SPRA953). (2) For thermal estimates of this device based on PCB copper area, see the *TI PCB Thermal Calculator*.

[TPS22958](http://www.ti.com/product/tps22958?qgpn=tps22958), [TPS22958N](http://www.ti.com/product/tps22958n?qgpn=tps22958n)

SLVSCX7A –FEBRUARY 2015–REVISED MARCH 2015 **www.ti.com**

ISTRUMENTS

EXAS

7.5 Electrical Characteristics (VBIAS = 5 V)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature -40° C ≤ T_A ≤ 105°C and V_{BIAS} = 5 V. Typical values are for T_A = 25°C (unless otherwise noted).

7.6 Electrical Characteristics (VBIAS = 3.3 V)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature –40°C ≤ T_A ≤ 105°C and V_{BIAS} = 3.3 V. Typical values are for T_A = 25°C (unless otherwise noted).

[TPS22958](http://www.ti.com/product/tps22958?qgpn=tps22958), [TPS22958N](http://www.ti.com/product/tps22958n?qgpn=tps22958n)

SLVSCX7A –FEBRUARY 2015–REVISED MARCH 2015 **www.ti.com**

STRUMENTS

EXAS

7.7 Electrical Characteristics (VBIAS = 2.5 V)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature –40 °C ≤ T_A ≤ 105 °C and V_{BIAS} = 2.5 V. Typical values are for T_A = 25°C (unless otherwise noted).

[TPS22958](http://www.ti.com/product/tps22958?qgpn=tps22958), [TPS22958N](http://www.ti.com/product/tps22958n?qgpn=tps22958n)

www.ti.com SLVSCX7A –FEBRUARY 2015–REVISED MARCH 2015

SLVSCX7A –FEBRUARY 2015–REVISED MARCH 2015 **www.ti.com**

Texas **NSTRUMENTS**

7.9 Typical DC Characteristics

Typical DC Characteristics (continued)

7.10 Typical AC Characteristics

 C_{1N} = 1 µF, C_L = 0.1 µF, R_L = 10 Ω (unless otherwise specified)

Texas **NSTRUMENTS**

Typical AC Characteristics (continued)

Typical AC Characteristics (continued)

NSTRUMENTS

Texas

Typical AC Characteristics (continued)

8 Parameter Measurement Information

Timing waveforms

(A) Rise and fall times of the control signal is 100ns.

Figure 34. Test Circuit and Timing Waveforms

9 Detailed Description

9.1 Overview

This device is a 5.5 V, 4 A / 6 A, single channel load switch with an adjustable rise time. The device contains an N-channel MOSFET controlled by an on/off GPIO-compatible input. The ON pin must be connected and cannot be left floating. The device is designed to control the turn-on rate and therefore the inrush current. By controlling the inrush current, power supply sag can be reduced during turn on. The slew rate is set by connecting a capacitor from the CT pin to GND.

The slew rate is proportional to the capacitor on the CT pin. Refer to the *[Adjustable](#page-18-0) Rise Time* section to determine the correct CT value for a desired rise time.

The internal circuitry is powered by the VBIAS pin, which supports voltages from 2.5 to 5.5 V. This circuitry includes the charge pump, QOD, and control logic. For these internal blocks to function correctly, a voltage between 2.5 and 5.5 V must be supplied to VBIAS.

When a voltage is supplied to VBIAS and the ON pin goes low, the QOD turns on. This connects VOUT to GND through an on-chip resistor and is not a feature for the TPS22958N. The typical pull-down resistance (R_{PD}) is 135 Ω.

9.2 Functional Block Diagram

9.3 Feature Description

9.3.1 ON/OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.

Feature Description (continued)

9.3.2 Quick Output Discharge (QOD)

The TPS22958 includes a QOD feature while the TPS22958N does not. When the device is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of 135 Ω and prevents the output from floating while the switch is disabled.

9.3.3 VIN and VBIAS Voltage Range

For optimal R_{ON} performance, make sure V_{IN} ≤ V_{BIAS}. The device will still function if V_{IN} > V_{BIAS} but will exhibit an $R_{\rm ON}$ greater than what is listed in the Electrical Characteristics table. See [Figure](#page-17-1) 35 for an example of a typical device. R_{ON} increases as V_{IN} exceeds the V_{BIAS} voltage. For the maximum voltage ratings on the VIN and VBIAS pins, please refer to the Absolute [Maximum](#page-3-1) Ratings table.

Figure 35. **R**_{ON} vs V_{IN}

Feature Description (continued)

9.3.4 Adjustable Rise Time

A capacitor from the CT pin to GND sets the slew rate, and it should be rated for 25 V and above. An approximate formula for the relationship between CT and slew rate with $V_{BIAS} = 5 V$ is:

 $SR = 0.146 \times CT + 14.78$

where

- $SR =$ slew rate (in $\mu s/V$)
- \bullet CT = the capacitance value on the CT pin (in pF)
- The units for the constant 14.78 is μ s/V.
- The units for the constant 0.146 is $\mu s/(V\times pF)$ (1)

Rise time can be calculated by multiplying the input voltage by the slew rate. [Table](#page-18-2) 1 contains rise time values measured on a typical device.

Table 1. Rise Time Table

9.4 Device Functional Modes

The following table lists the VOUT pin connections for a particular device as determined by the ON pin.

Table 2. VOUT Functional Table

NSTRUMENTS

Texas

10 Application and Implementation

10.1 Application Information

10.1.1 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor, a capacitor can be placed between VIN and GND. A 1 μ F ceramic capacitor, C_{IN}, placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high-current application. When switching heavy loads, TI recommends to have an input capacitor about 10× higher than the output capacitor to avoid excessive voltage drop.

10.1.2 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, TI recommends a C_{IN} greater than C_{L} . A C_{L} greater than C_{IN} can cause the voltage on VOUT to exceed VIN when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. TI recommends a C_{IN} to C_{L} ratio of 10 to 1 for minimizing V_{IN} dip caused by inrush currents during startup.

10.1.3 Power Supply Sequencing Without a GPIO Input

Figure 36. Power Supply Sequencing Without a GPIO Input

In many end equipments, there is a need to power up various modules in a pre-determined manner. The TPS22958x can solve the problem of power sequencing without adding any complexity to the overall system. [Figure](#page-19-2) 36 shows the configuration required for powering up two modules in a fixed sequence. The output of the first load switch is tied to the enable of the second load switch, so when Module 1 is powered the second load switch is enabled and Module 2 is powered.

10.2 Typical Application

This application demonstrates how the TPS22958 can be used to power a downstream load with a large capacitance. The example in [Figure](#page-20-1) 37 is powering a 22 µF capacitive output load.

Figure 37. Typical Application Schematic

10.2.1 Design Requirements

For this design example, use the following as the input parameters.

Table 3. Design Parameters

10.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- V_{IN} voltage
- V_{BIAS} voltage
- Load current
- Allowable inrush current on VOUT due to C_L capacitor

10.2.2.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the V_{IN} and V_{BIAS} conditions of the device. Refer to the R_{ON} specification of the device in the Electrical Characteristics table. After the R_{ON} of the device is determined based upon the V_{IN} and V_{BIAS} conditions, use [Equation](#page-20-2) 2 to calculate the VIN to VOUT voltage drop:

$$
\Delta V = I_{\text{LOAD}} \times R_{\text{ON}}
$$

where

- ΔV = voltage drop from VIN to VOUT
- $I_{\text{LOAD}} = \text{load current}$
- R_{ON} = On-resistance of the device for a specific V_{IN} and V_{BIAS} combination (2)

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

RUMENTS

10.2.2.2 Inrush Current

To determine how much inrush current will be caused by the C_L capacitor, use [Equation](#page-21-0) 3.

$$
I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt}
$$

where

- I_{INRUSH} = amount of inrush caused by C_L
- C_1 = capacitance on VOUT
- $dt =$ time it takes for change in V_{OUT} during the ramp up of VOUT when the device is enabled
- dV_{OUT} = change in V_{OUT} during the ramp up of VOUT when the device is enabled (3)

The device offers adjustable rise time for VOUT and allows the user to control the inrush current during turn-on through the CT pin. The appropriate rise time can be calculated using the design requirements and the inrush current equation ([Equation](#page-21-0) 3).

To ensure an inrush current of less than 330 mA, choose a CT based on [Table](#page-18-2) 1 or [Equation](#page-18-3) 1 value that will yield a rise time of more than 220 µs. See the oscilloscope captures in the *[Application](#page-22-0) Curves* for an example of how the CT capacitor can be used to reduce inrush current. See [Table](#page-18-2) 1 for correlation between rise times and CT values.

An appropriate C_L value should be placed on VOUT such that the I_{MAX} and I_{PLS} specifications of the device are not violated.

10.2.2.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use [Equation](#page-21-1) 7.

$$
P_{_{D(MAX)}}=\frac{T_{_{J(MAX)}}-T_{_A}}{R_{_{\theta JA}}}
$$

where

- $P_{D(max)}$ = maximum allowable power dissipation
- $T_{J(max)}$ = maximum allowable junction temperature (125°C for the TPS22958)
- T_A = ambient temperature of the device
- RθJA = junction to air thermal impedance. See *Thermal [Information](#page-4-0)* . This parameter is highly dependent upon board layout. (7)

For the DGK package, $V_{BIAS} = 5 V$, and $V_{IN} = 3.3 V$, the maximum ambient temperature with a 4 A load can be determined by using the following calculation:

$$
P_D = I^2 \times R \tag{8}
$$

$$
T_A = T_{J(MAX)} - R_{\theta JA} \times P_D \tag{9}
$$

$$
T_A = T_{J(MAX)} - R_{\theta JA} \times l^2 \times R
$$
 (10)

$$
T_A = 125^{\circ}\text{C} - 185.7^{\circ}\text{C/W} \times (4 \text{ A})^2 \times 20 \text{ m}\Omega = 65.6^{\circ}\text{C}
$$
 (11)

Therefore, with the conditions mentioned above, a maximum ambient temperature of 65.6°C is recommended.

For the DGN package, $V_{BIAS} = 5 V$, and $V_{IN} = 3.3 V$, the maximum ambient temperature with a 4 A load can be determined by using the following calculation:

$$
P_D = I^2 \times R \tag{12}
$$

$$
T_A = T_{J(MAX)} - R_{\theta JA} \times P_D \tag{13}
$$

$$
T_A = T_{J(MAX)} - R_{\theta JA} \times l^2 \times R
$$
\n(14)

$$
T_A = 125^{\circ}\text{C} - 67.0^{\circ}\text{C/W} \times (4 \text{ A})^2 \times 20 \text{ m}\Omega = 103.6^{\circ}\text{C}
$$
 (15)

Therefore, with the conditions mentioned above, a maximum ambient temperature of 103.6°C is recommended.

10.2.3 Application Curves

The three scope captures show the usage of a CT capacitor in conjunction with the device. A higher CT value results in a slower rise and a lower inrush current.

Copyright © 2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSCX7A&partnum=TPS22958) Feedback* 23

11 Power Supply Recommendations

The device is designed to operate from a V_{BIAS} range of 2.5 to 5.5 V and V_{IN} range of 0.6 to 5.5 V. The power supply should be well regulated and placed as close to the device terminals as possible. It must be able to withstand all transient and load current steps. In most situations, using the minimum recommended input capacitance of 1 uF is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input. To avoid ringing on the VBIAS pin from a noisy power supply, a bypass capacitance of 0.1 µF is recommended.

The requirements for large input capacitance can be mitigated by adding additional capacitance to the CT pin. This will cause the load switch to turn on more slowly. Not only will this reduce transient inrush current, but it will also give the power supply more time to respond to the load current step.

12 Layout

12.1 Layout Guidelines

- VIN and VOUT traces should be as short and wide as possible to accommodate for high current. When connecting the two VIN or VOUT pins together, an equal trace length should be used to avoid an unequal distribution of current through each pin.
- Use vias under the exposed thermal pad to connect to the power ground plane for thermal relief during high current operation.
- VIN pins should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1-µF ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device pins as possible.
- VOUT pins should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VIN bypass capacitor of X5R or X7R dielectric rating. This capacitor should be placed as close to the device pins as possible.
- The CT capacitor should be placed as close to the device pins as possible. The typical recommended CT capacitance is a capacitor of X5R or X7R dielectric rating with a rating of 25 V or higher.

[TPS22958](http://www.ti.com/product/tps22958?qgpn=tps22958), [TPS22958N](http://www.ti.com/product/tps22958n?qgpn=tps22958n) www.ti.com SLVSCX7A –FEBRUARY 2015–REVISED MARCH 2015

12.2 Layout Example

DGN Package

DGK Package

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

www.ti.com 22-Jul-2015

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Apr-2015

*All dimensions are nominal

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE

A. All linear dimensions are in millimeters.

This drawing is subject to change without notice. **B.**

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE

NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DGN (S-PDSO-G8)

PowerPAD[™] PLASTIC SMALL OUTLINE

NOTES: A. All linear dimensions are in millimeters.

This drawing is subject to change without notice. **B.**

- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Ε. Falls within JEDEC MO-187 variation AA-T F.

PowerPAD is a trademark of Texas Instruments.

TM PowerPAD['] DGN (S-PDSO-G8) PLASTIC SMALL OUTLINE THERMAL INFORMATION This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC). For additional information on the PowerPAD package and how to take advantage of its heat dissipating
abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com. The exposed thermal pad dimensions for this package are shown in the following illustration. Exposed Thermal Pad $\frac{1,57}{1,28}$ Top View Exposed Thermal Pad Dimensions 4206323-2/l 12/11

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DGN (R-PDSO-G8)

PowerPAD[™] PLASTIC SMALL OUTLINE

NOTES:

- Α. All linear dimensions are in millimeters.
	- **B.** This drawing is subject to change without notice.
	- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
	- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated