







TMUX136

SCDS367A - AUGUST 2017 - REVISED OCTOBER 2017

TMUX136 6-GHz, 2-Channel, 2:1 Switch, With Power-off Isolation

Features

Fexas

V_{CC} Range 2.3 V to 4.8 V


Instruments

- High Performance Switch Characteristics:
 - Bandwidth (–3 dB): 6.1 GHz
 - R_{ON} (Typical): 5.7 Ω
 - C_{ON} (Typical): 1.6 pF
- Current Consumption: 30 µA (Typical)
- **Special Features:**
 - I_{OFF} Protection Prevents Current Leakage in Powered-Down State
 - 1.8-V Compatible Control Inputs (SEL, EN)
- ESD Performance:
 - 5-kV Human Body Model (A114B, Class II)
 - 1-kV Charged-Device Model (C101)
- Compact 10-Pin UQFN Package (1.5-mm × 2-mm, 0.5-mm Pitch)

2 Applications

- Handset: Smartphone
- Notebook PC
- Tablet: Multimedia
- Electronic point of Sale
- Field instrumentation
- **Portable Monitor**

Simplified Schematic



3 Description


The TMUX136 device is a high performance, 6-GHz, 2-channel, 2:1 switch that will support both differential and single ended signals. The device has a wide V_{CC} range of 2.3 V to 4.8 V and supports a power-off protection feature forcing all I/O pins to be in highimpedance mode when power is not present on the V_{CC} pin. The select pins of TMUX136 are compatible with 1.8-V control voltage, allowing them to be directly interfaced with the General-Purpose I/O (GPIO) from low voltage processors.

The TMUX136 comes in a small 10-pin UQFN package with only 1.5 mm × 2 mm in size, which makes it useful when PCB area is limited.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUX136	UQFN (10)	1.50 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Note A: EN is the internal enable signal applied to the switch.



2

Table of Contents

Feat	ures 1							
Applications 1								
Des	cription 1							
Revision History								
Pin Configuration and Functions 3								
Spe	cifications 4							
6.1	Absolute Maximum Ratings 4							
6.2	ESD Ratings 4							
6.3	Recommended Operating Conditions 4							
6.4	Thermal Information 5							
6.5	Electrical Characteristics5							
6.6	Dynamic Characteristics 6							
6.7	Timing Requirements 6							
6.8	Typical Characteristics 7							
Para	ameter Measurement Information							
Deta	ailed Description 10							
8.1	Overview							
8.2	Functional Block Diagram 10							
	App Dess Revi Pin 6.1 6.2 6.3 6.4 6.5 6.6 6.7 6.8 Para 8.1							

	8.3	Feature Description 10
	8.4	Device Functional Modes 10
9	Арр	lication and Implementation11
	9.1	Application Information 11
	9.2	Typical Application 11
10	Pow	ver Supply Recommendations 15
11	Lay	out15
	11.1	Layout Guidelines 15
	11.2	Layout Example 16
12	Dev	ice and Documentation Support 17
	12.1	Documentation Support 17
	12.2	Receiving Notification of Documentation Updates 17
	12.3	Community Resources 17
	12.4	Trademarks 17
	12.5	Electrostatic Discharge Caution 17
	12.6	Glossary 17
13	Mec	hanical, Packaging, and Orderable
	Info	rmation

4 Revision History


Cł	nanges from Original (August 2017) to Revision A	Page
•	Changed the HBM value From: ±3500 To: ±5000 in the ESD Ratings table	4
•	Changed D+/- To: COM, USB+/- To: A, and MHL+/- To: B in Figure 5	8

Texas NSTRUMENTS

www.ti.com



5 Pin Configuration and Functions



Pin Functions

	PIN	1/0	DESCRIPTION		
NO.	NAME	I/O	DESCRIPTION		
1	A1	I/O	Signal path A1		
2	A2	I/O	Signal path A2		
3	B1	I/O	Signal path B1		
4	B2	I/O	Signal path B2		
5	GND	—	Ground		
6	EN	I	Enable (Active Low)		
7	COM1	I/O	Common signal path 1		
8	COM2	I/O	Common signal path 2		
9	SEL	I	Switch select (logic Low = COM to A PORT Logic High = COM to B PORT)		
10	VCC	—	Supply Voltage		

EXAS STRUMENTS

www.ti.com

Specifications 6

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽³⁾		-0.3	5.5	V
V _{I/O}	Input-output DC voltage ⁽³⁾		-0.3	5.5	V
$V_{SEL}, V_{\overline{EN}}$	Digital input voltage (SEL, EN)		-0.3	5.5	V
I _K	Input-output port diode current	VI/O < 0	-50		mA
I _{IK}	Digital logic input clamp current ⁽³⁾	VI < 0	-50		mA
I _{CC}	Continuous current through VCC			100	mA
I _{GND}	Continuous current through GND		-100		mA
T _{stg}	Storage temperature		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings (1) only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum. (2)

(3) All voltages are with respect to ground, unless otherwise specified.

6.2 ESD Ratings

			VALUE	UNIT
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±5000	V
V _(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	v

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (1)

(2)

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	4.8	V
V _{I/O}	Analog voltage	0	3.6	V
$V_{SEL}, V_{\overline{EN}}$	Digital input voltage (SEL, EN)	0	V_{CC}	V
T _{RAMP} (V _{CC})	Power supply ramp time requirement (V _{CC})	100	1000	μs/V
I _{I/O}	Continous current through I/O signal path (COM1, COM2, A1, A2, B1,B2)		±20	mA
T _A	Operating free-air temperature	-40	85	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		
	THERMAL METRIC ⁽¹⁾	RSE (UQFN)	UNIT
		10 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	191.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	94.3	°C/W
$R_{\theta J B}$	Junction-to-board thermal resistance	117.5	°C/W
ΨJT	Junction-to-top characterization parameter	7.4	°C/W
Ψјв	Junction-to-board characterization parameter	117.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

 $T_A = -40$ °C to +85°C, Typical values are at $V_{CC} = 3.3$ V, $T_A = 25$ °C, (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
A POR	т ѕѡітсн							
D		V _{CC} = 2.7 V	V _{I/O} = 1.65 V, I _{ON} = -8 mA		5.7	9	0	
R _{ON}	ON-state resistance	V _{CC} = 2.3 V	$V_{I/O} = 1.65 \text{ V}, I_{ON} = -8 \text{ mA}$		5.7	9.5	Ω	
∆R _{ON}	ON-state resistance match between signal path 1 and 2	V _{CC} = 2.3 V	V _{I/O} = 1.65 V, I _{ON} = -8 mA		0.1		Ω	
R _{ON} (FLAT)	ON-state resistance flatness	V _{CC} = 2.3 V	$V_{I/O}$ = 1.65 V to 3.45 V, I_{ON} = -8 mA		1		Ω	
I _{OZ}	OFF leakage current	V _{CC} = 4.8 V	Switch OFF, $V_B = 1.65$ V to 3.45 V, $V_{COM} = 0$ V	-2		2	μA	
I _{OFF}	Power-off leakage current	V _{CC} = 0 V	Switch ON or OFF, $V_B = 1.65$ V to 3.45 V, $V_{COM} = NC$	-10		10	μA	
I _{ON}	ON leakage current	V _{CC} = 4.8 V	Switch ON, $V_B = 1.65$ V to 3.45 V, $V_{COM} = NC$	-2		2		
		V _{CC} = 2.3 V	Switch ON, $V_B = 1.65$ V to 3.45 V, $V_{COM} = NC$	-125		125	μA	
B POR	T SWITCH							
R _{ON}	ON-state resistance	V _{CC} = 2.3 V	$V_{I/O} = 0.4 \text{ V}, I_{ON} = -8 \text{ mA}$		4.6	7.5	Ω	
∆R _{ON}	ON-state resistance match between signal path 1 and 2	V _{CC} = 2.3 V	$V_{I/O} = 0.4 V, I_{ON} = -8 mA$		0.1		Ω	
R _{ON} (FLAT)	ON-state resistance flatness	V _{CC} = 2.3 V	$V_{\rm I/O}$ = 0 V to 0.4 V, $I_{\rm ON}$ = –8 mA		1		Ω	
I _{OZ}	OFF leakage current	$V_{CC} = 4.8 V$	Switch OFF, $V_A = 0$ V to 3.6 V, $V_{COM} = 0$ V	-2		2	μA	
I _{OFF}	Power-off leakage current	$V_{CC} = 0 V$	Switch ON or OFF, $V_A = 0$ V to 3.6 V, $V_{COM} = NC$	-10		10	μA	
		V _{CC} = 4.8 V	Switch ON, $V_A = 0$ V to 3.6 V, $V_{D\pm} = NC$	-2		2		
I _{ON}	ON leakage current	V _{CC} = 2.3 V	Switch ON, $V_A = 0$ V to 3.6 V, $V_B = NC$	-125		125	μA	
DIGITA	L CONTROL INPUTS (SE	EL, <mark>EN</mark>)						
VIH	Input logic high	V_{CC} = 2.3 V to 4.8 V		1.3			V	
V _{IL}	Input logic low	V_{CC} = 2.3 V to 4.8 V				0.6	V	
I _{IN}	Input leakage current	$V_{CC} = 4.8 \text{ V}, V_{I/O} = 0$	V to 3.6 V, V _{IN} = 0 to 4.8 V	-10		10	μA	

SCDS367A-AUGUST 2017-REVISED OCTOBER 2017

www.ti.com

6.6 Dynamic Characteristics

over operating free-air temperature range (unless otherwise noted)


PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
PORT B ON capacitance	$V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V},$ f = 240 MHz	Switch ON		1.6	2	pF
PORT A ON capacitance	$\label{eq:VCC} \begin{array}{l} V_{CC} = 3.3 \ V, \ V_{I/O} = 0 \ \text{or} \ 3.3 \ V, \\ f = 240 \ MHz \end{array}$	Switch ON		1.4	2	pF
PORT B OFF capacitance	V_{CC} = 3.3 V, $V_{I/O}$ = 0 or 3.3 V f = 240 MHz	Switch OFF		1.4	2	pF
PORT A OFF capacitance	$V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}$ f = 240 MHz	Switch OFF		1.6	2	pF
Digital input capacitance	$V_{CC} = 3.3 \text{ V}, \text{ V}_{I} = 0 \text{ or } 2 \text{ V}$			2.2		pF
OFF Isolation	$V_{CC} = 2.3 \text{ V to } 4.8 \text{ V}, \text{ R}_{L} = 50 \Omega,$ f = 240 MHz	Switch OFF		-34		dB
Crosstalk	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 2.3 \ V \ \text{to} \ 4.8 \ V, \ R_{L} = 50 \ \Omega, \\ f = 240 \ MHz \end{array}$	Switch ON		-37		dB
-3-dB bandwidth	V_{CC} = 2.3 V to 4.8 V, R _L = 50 Ω ,	Switch ON		6.1		GHz
Power supply voltage			2.3		4.8	V
Positive supply current	$V_{CC} = 4.8 \text{ V}, V_{IN} = V_{CC} \text{ or GND}, V$ Switch ON or OFF	$V_{\rm I/O} = 0 \rm V,$		30	50	μA
Power supply current in high-Z mode	$V_{CC} = 4.8 \text{ V}, V_{IN} = V_{CC} \text{ or GND}, V$ Switch ON or OFF, $\overline{OE} = H$	$V_{\rm I/O} = 0 \rm V,$		5	10	μA
_	PORT B ON capacitance PORT A ON capacitance PORT B OFF capacitance PORT A OFF capacitance Digital input capacitance OFF Isolation Crosstalk -3-dB bandwidth Power supply voltage Positive supply current Power supply current in high-Z	PORT B ON capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$ PORT A ON capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$ PORT B OFF capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$ PORT A OFF capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$ Digital input capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$ Digital input capacitance $V_{CC} = 3.3 \text{ V}, V_{I} = 0 \text{ or } 2 \text{ V}$ OFF Isolation $V_{CC} = 2.3 \text{ V} \text{ to } 4.8 \text{ V}, R_L = 50 \Omega, f = 240 \text{ MHz}$ Crosstalk $V_{CC} = 2.3 \text{ V} \text{ to } 4.8 \text{ V}, R_L = 50 \Omega, f = 240 \text{ MHz}$ -3-dB bandwidth $V_{CC} = 2.3 \text{ V} \text{ to } 4.8 \text{ V}, R_L = 50 \Omega, f = 240 \text{ MHz}$ Power supply voltageVCC = 4.8 V, V_{IN} = V_{CC} \text{ or GND}, V Switch ON or OFFPower supply current $V_{CC} = 4.8 \text{ V}, V_{IN} = V_{CC} \text{ or GND}, V Switch ON or OFF$	PORT B ON capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$ Switch ONPORT A ON capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$ Switch ONPORT B OFF capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$ Switch OFFPORT A OFF capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$ Switch OFFDigital input capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, f = 240 \text{ MHz}$ Switch OFFDigital input capacitance $V_{CC} = 3.3 \text{ V}, V_{I} = 0 \text{ or } 2 \text{ V}$ Switch OFFOFF Isolation $V_{CC} = 2.3 \text{ V}$ to $4.8 \text{ V}, R_L = 50 \Omega, f = 240 \text{ MHz}$ Switch OFFCrosstalk $V_{CC} = 2.3 \text{ V}$ to $4.8 \text{ V}, R_L = 50 \Omega, f = 240 \text{ MHz}$ Switch ON-3-dB bandwidth $V_{CC} = 2.3 \text{ V}$ to $4.8 \text{ V}, R_L = 50 \Omega, f = 240 \text{ MHz}$ Switch ONPower supply voltageVCC = 2.3 V to $4.8 \text{ V}, R_L = 50 \Omega, f = 240 \text{ MHz}$ Switch ONPower supply current $V_{CC} = 4.8 \text{ V}, V_{IN} = V_{CC} \text{ or GND}, V_{I/O} = 0 \text{ V}, Switch ON \text{ or OFF}$	$\begin{tabular}{ c c c c } \hline PORT B ON capacitance & V_{CC} = 3.3 V, V_{I/O} = 0 \mbox{ or } 3.3 V, & Switch ON \\ \hline PORT A ON capacitance & V_{CC} = 3.3 V, V_{I/O} = 0 \mbox{ or } 3.3 V, & Switch ON \\ \hline PORT B OFF capacitance & V_{CC} = 3.3 V, V_{I/O} = 0 \mbox{ or } 3.3 V & Switch OFF \\ \hline PORT A OFF capacitance & V_{CC} = 3.3 V, V_{I/O} = 0 \mbox{ or } 3.3 V & Switch OFF \\ \hline PORT A OFF capacitance & V_{CC} = 3.3 V, V_{I/O} = 0 \mbox{ or } 3.3 V & Switch OFF \\ \hline Digital input capacitance & V_{CC} = 3.3 V, V_{I/O} = 0 \mbox{ or } 3.3 V & Switch OFF \\ \hline Digital input capacitance & V_{CC} = 3.3 V, V_{I} = 0 \mbox{ or } 2 V & OFF \end{tabular} \\ \hline OFF \end{tabular} Digital input capacitance & V_{CC} = 2.3 V \mbox{ to } 4.8 V, R_L = 50 \ \Omega, & Switch OFF \\ \hline Crosstalk & V_{CC} = 2.3 V \mbox{ to } 4.8 V, R_L = 50 \ \Omega, & Switch ON \\ \hline -3 \mbox{ dB bandwidth } & V_{CC} = 2.3 V \mbox{ to } 4.8 V, R_L = 50 \ \Omega, & Switch ON \\ \hline \hline Power \end{tabular} \\ \hline V_{CC} = 4.8 V, V_{IN} = V_{CC} \end{tabular} \\ \hline V_{CC} \end{tabular} \\ \hline Power \end{tabular} \\ \hline V_{CC} = 4.8 V, V_{IN} = V_{CC} \end{tabular} \\ \hline Power \end{tabular} \\ \hline Pow$	PORT B ON capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, Switch ON1.6PORT A ON capacitanceV_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, Switch ON1.4PORT B OFF capacitanceV_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, Switch OFF1.4PORT B OFF capacitanceV_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, Switch OFF1.4PORT A OFF capacitanceV_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, Switch OFF1.6Digital input capacitanceV_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, Switch OFF1.6Digital input capacitanceV_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 2.4 \text{ V}, Switch OFF2.2OFF IsolationV_{CC} = 2.3 \text{ V} to 4.8 \text{ V}, R_L = 50 \Omega, f = 240 \text{ MHz}Switch OFF-34CrosstalkV_{CC} = 2.3 \text{ V} to 4.8 \text{ V}, R_L = 50 \Omega, f = 240 \text{ MHz}Switch ON-37-3-dB bandwidthV_{CC} = 2.3 \text{ V} to 4.8 \text{ V}, R_L = 50 \Omega, Switch ON6.1Power supply voltage2.3Power supply voltage2.3Power supply currentV_{CC} or GND, V_{I/O} = 0 V, Switch ONSwitch ON or OFF30Power supply currentV_{CC} = 4.8 V, V_{IN} = V_{CC} \text{ or GND, V_{I/O} = 0 V, Switch ON5$	PORT B ON capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, \\ f = 240 \text{ MHz} $ Switch ON1.62PORT A ON capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V}, \\ f = 240 \text{ MHz} $ Switch ON1.42PORT B OFF capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V} $ Switch OFF1.42PORT A OFF capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V} $ Switch OFF1.42PORT A OFF capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V} $ Switch OFF1.62Digital input capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 3.3 \text{ V} $ Switch OFF1.62Digital input capacitance $V_{CC} = 3.3 \text{ V}, V_{I/O} = 0 \text{ or } 2.4 \text{ V} $ 2.22.2OFF Isolation $V_{CC} = 2.3 \text{ V}$ to $4.8 \text{ V}, R_L = 50 \Omega$, $f = 240 \text{ MHz}$ Switch OFF-34Crosstalk $V_{CC} = 2.3 \text{ V}$ to $4.8 \text{ V}, R_L = 50 \Omega$, $f = 240 \text{ MHz}$ Switch ON6.1-3-dB bandwidth $V_{CC} = 2.3 \text{ V}$ to $4.8 \text{ V}, R_L = 50 \Omega$, $Switch ON$ 6.1Power supply voltage2.3 4.8 \text{ N} \text{ N} \text{ N} \text{ C} = 5.3 \text{ V} to $4.8 \text{ V}, R_L = 50 \Omega$, $Switch ON$ 3050Power supply current $V_{CC} = 4.8 \text{ V}, V_{IN} = V_{CC} \text{ or GND}, V_{I/O} = 0 \text{ V}, Switch ON \text{ or OFF}$ 3050Power supply current in high-Z $V_{CC} = 4.8 \text{ V}, V_{IN} = V_{CC} \text{ or GND}, V_{I/O} = 0 \text{ V}, Switch ON \text{ or OFF}$ 510

6.7 Timing Requirements

				MIN	NOM	MAX	UNIT
t _{pd}	Propagation delay			100		ps	
t _{switch}	Switching time (SEL to output)		R _L = 50 Ω,			600	ns
t _{ZH, ZL}	enable time (EN to output)		C _L = 5 pF,		100		μs
t _{HZ, LZ}	disable time (EN to output)	V _{I/O} = 3.3 V or 0 V	$V_{CC} = 2.3 \text{ V to } 4.8 \text{ V}$		200		ns
t _{SK(P)}	Skew of opposite transitions of sam	e output			20		ps




6.8 Typical Characteristics






7 Parameter Measurement Information




- (1) All input pulses are suppleid by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r < 5 ns, t_f < 5 ns.
- (2) C_L includes probe and jig capacitance.

Figure 5. Timing Diagram



Channel ON	
Ron = (Von – Vi/01) / Ion or (Von Vi/02) / Ion Vsel = H or L	I —










Parameter Measurement Information (continued)





 $V_{SEL} = H \text{ or } L$ Rs=RL=50 Ω



TEXAS INSTRUMENTS


8 Detailed Description

8.1 Overview

The TMUX136 device is a 2-channel, 2:1, switch specifically designed for the switching of high-speed signals in handset and consumer applications, such as cell phones, tablets, and notebooks but may be used for any high speed application. The wide bandwidth (6.1 GHz) of this switch allows signals to pass with minimum edge and phase distortion. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs and will support both signle-ended and differential signals. The device also has a low power mode that reduces the power consumption to 5 μ A for portable applications with a battery or limited power budget.

The TMUX136 device integrates ESD protection cells on all pins, is available in a tiny UQFN package (1.5 mm × 2 mm) and is characterized over the free-air temperature range from -40° C to $+85^{\circ}$ C.

8.2 Functional Block Diagram



Note A: EN is the internal enable signal applied to the switch.

8.3 Feature Description

8.3.1 Low Power Mode

The TMUX136 has a low power mode that reduces the power consumption to 5 μ A while the device is not in use. To put the device in low power mode and disable the switch, the bus-switch enable pin EN must be supplied with a logic High signal.

8.4 Device Functional Modes

8.4.1 High Impedance Mode

The TMUX136 has a high impedance mode that places all the signal paths in a Hi-Z state while the device is not in use. To put the device in high impedance mode and disable the switch, the bus-switch enable pin EN must be supplied with a logic *High* signal as shown in Table 1.

SEL	EN	SWITCH STATUS							
Х	High	Both A PORT and B PORT switches in High-Z							
Low	Low	COM to A PORT							
High	Low	COM to B PORT							

Table 1. Function Table



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.2 Typical Application

There are many applications in which microprocessors or controllers have a limited number of I/Os. The TMUX136 solution can effectively expand the limited I/Os by switching between multiple buses in order to interface them to a single microprocessor or controller.




Figure 9. Typical Application

9.2.1 Design Requirements

The TMUX136 has internal 6-M Ω pulldown resistors on SEL and \overline{EN} , so no external resistors are required on the logic pins. The internal pulldown resistor on SEL ensures PORT A channel is selected by default. The internal pulldown resistor on \overline{EN} enables the switch when power is applied to VCC.


9.2.1.1 Detailed Design Procedure

The TMUX136 can be properly operated without any external components. However, TI recommends that unused pins must be connected to ground through a $50-\Omega$ resistor to prevent signal reflections back into the device.




Typical Application (continued)

9.2.2 Application Curves





Typical Application (continued)




TMUX136 SCDS367A – AUGUST 2017 – REVISED OCTOBER 2017



www.ti.com

Typical Application (continued)





10 Power Supply Recommendations

TI recommends placing a bypass capacitor as close to the supply pin VCC as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

11 Layout

11.1 Layout Guidelines

Place supply bypass capacitors as close to VCC pin as possible and avoid placing the bypass caps near the high speed traces.

The high-speed signalpaths must should be no more than 4 inches long; otherwise, the eye diagram performance may be degraded.

Route the high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route high speed signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed signals traces because they cause signal reflections. If a stub is unavoidable, then the stub must be less than 200 mm.

Route all high-speed signal traces over continuous GND planes, with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in Figure 26.




Figure 26. Four-Layer Board Stack-Up

The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.

TMUX136

SCDS367A-AUGUST 2017-REVISED OCTOBER 2017

www.ti.com

NSTRUMENTS

EXAS

11.2 Layout Example




Figure 27. Package Layout Diagram



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- USB 2.0 Board Design and Layout Guidelines
- High-Speed Layout Guidelines Application Report
- High-Speed Interface Layout Guidelines

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



8-Sep-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TMUX136MRSER	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	19H	Samples
TMUX136RSER	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	19G	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

8-Sep-2017

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX136MRSER	UQFN	RSE	10	3000	180.0	9.5	2.2	1.8	0.75	4.0	8.0	Q3
TMUX136RSER	UQFN	RSE	10	3000	180.0	9.5	1.7	2.2	0.75	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


5-Sep-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX136MRSER	UQFN	RSE	10	3000	189.0	185.0	36.0
TMUX136RSER	UQFN	RSE	10	3000	189.0	185.0	36.0

MECHANICAL DATA



- B. This drawing is subject to change without notice.
 C. QFN (Quad Flatpack No-Lead) package configuration.
 D. This package complies to JEDEC MO-288 variation UEFD.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated