



Support & training




TLV767 1-A, 16-V Precision Linear Voltage Regulator

1 Features

- V_{IN}: 2.5 V to 16 V
- V_{OUT}:
 - 0.8 V to 14.6 V (adjustable)
 - 0.8 V to 6.6 V (fixed, 50-mV steps)
- 1% output accuracy over load and temperature
- Low I_{Ω} : 50 μ A (typical, ~1.5 μ A in shutdown)
- Internal soft-start time: 500 µs (typical)
- · Fold-back current limiting and thermal protection
- Stable with 1-µF ceramic capacitors
- High PSRR: 70 dB at 1 kHz, 46 dB at 1 MHz
- Temperature range: -40°C to +125°C
- Packages:
 - 6-pin 2-mm × 2-mm WSON
 - 8-pin 3-mm x 3-mm HVSSOP
 - 5-pin 2.9-mm x 1.6-mm SOT-23

2 Applications

- Appliances
- TVs, monitors, and set top boxes
- Motion detectors (PIR, uWave, and so forth)
- Motor drives and control boards
- Printers and PC peripherals
- Wi-Fi access points and routers



Reduced Inrush Current With 22 μF at C_{OUT}

3 Description

The TLV767 is a wide input linear voltage regulator supporting an input voltage range from 2.5 V to 16 V and up to 1 A of load current. The output range is from 0.8 V to 6.6 V or up to 14.6 V in the adjustable version.

Additionally, the TLV767 has a 1% output accuracy that can meet the needs of low voltage microcontrollers (MCUs) and processors.

The TLV767 is designed to have a much lower I_Q than traditional wide- V_{IN} regulators, thus making the device well positioned to meet the needs of increasingly stringent standby power requirements. When disabled, the TLV767 draws only 1.5 μ A of I_Q .

The internal soft-start time and foldback current limit reduce inrush current during start up, thus minimizing input capacitance.


Wide bandwidth PSRR performance is greater than 70 dB at 1 kHz and 46 dB at 1 MHz, which helps attenuate the switching frequency of an upstream DC/DC converter and minimizes post regulator filtering. To allow for more flexibility, the TLV767 has both fixed and adjustable versions.

The TLV767 is available in a 6-pin, 2-mm × 2-mm WSON (DRV), an 8-pin 3-mm x 3-mm HVSSOP (DGN), and a 5-pin 2.9-mm x 1.6-mm SOT-23 (DBV) package.

PART NUMBER	PACKAGE	BODY SIZE (NOM)						
TLV767	WSON (6)	2.00 mm × 2.00 mm						
	HVSSOP (8)	3.00 mm x 3.00 mm						
	SOT-23 (5)	2.90 mm x 1.60 mm						

Device Information⁽¹⁾

 For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Circuit






Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	<mark>5</mark>
6.4 Thermal Information	<mark>6</mark>
6.5 Electrical Characteristics	<mark>6</mark>
7 Typical Characteristics	8
8 Detailed Description	14
8.1 Overview	14
8.2 Functional Block Diagrams	14
8.3 Feature Description.	

8.4 Device Functional Modes	18
9 Application and Implementation	. 19
9.1 Application Information	. 19
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	. 24
11.2 Layout Examples	
12 Device and Documentation Support	
12.1 Device Support	
12.2 Documentation Support	
12.3 Receiving Notification of Documentation Updates.	
12.4 Support Resources	
12.5 Trademarks	
12.6 Electrostatic Discharge Caution	
12.7 Glossary	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision C (June 2020) to Revision D (July 2021)	Page
•	Added DBV (SOT-23) package to document	1
•	Changed VOUT adjustable Features bullet from 0.8 V to 13.6 V (adjustable) to 0.8 V to 14.6 V (adjustal	ble)1
•	Changed maximum output range for adjustable version from 13.6 V to 14.6 V	1
•	Added DBV pinout and pin information to Pin Configuration and Functions section	<mark>3</mark>
•	Added Layout Example for the Fixed DBV Version figure to the Layout Examples section	24
С	hanges from Revision B (April 2019) to Revision C (June 2020)	Page
•	Added DGN (HVSSOP) package to document	1
•	Changed Applications section	1
•	Added HVSSOP thermal information	6
•	Added Layout Example for the Fixed HVSSOP Version and Layout Example for the Adjustable HVSSO	Ρ
	Version figures to the Layout Examples section	



5 Pin Configuration and Functions




Figure 5-1. DRV Package (Adjustable), 6-Pin WSON, Top View




Figure 5-3. DGN Package (Adjustable), 8-Pin HVSSOP, Top View




Figure 5-2. DRV Package (Fixed), 6-Pin WSON, Top View





Figure 5-4. DGN Package (Fixed), 8-Pin HVSSOP, Top View



5-Pin SOT-23, Top View



		PI	N			_		
NAME	DRV (Adj)	DRV (Fixed)	DGN (Adj)	DGN (Fixed)	DBV (Fixed)	I/O	DESCRIPTION	
EN	4	4	5	5	3	Enable pin. Driving the enable pin high enables the Driving this pin low disables the device. High and lo thresholds are listed in the <i>Electrical Characteristics</i> This pin has an internal pullup and can be left floatin enable the device or the pin can be connected to th pin.		
FB	2	_	2			Feedback pin. Input to the control-loop error amplifier. pin is used to set the output voltage of the device with the use of external resistors. Do not float this pin. For adjustable-voltage version devices only.		
GND	3, 5	3, 5	4, 6	4, 6	2	_	Ground pin. All ground pins must be grounded.	
DNC	_	_	_	_	4	_	Do not connect to a biased voltage. Tie this pin to ground or leave floating	
IN	6	6	8	8	1	I	Input pin. Use the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the IN and GND pins of the device as possible.	
OUT	1	1	1	1	5	0	Output pin. Use the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the output capacitor as close to the OUT and GND pins of the device as possible.	
SNS	_	2		2	_	I	Output sense pin. Connect the SNS pin to the OUT pin, or to remotely sense the output voltage at the load, connect the SNS pin to the load. Do not float this pin. For fixed- voltage version devices only.	
Thermal pad	Pad	Pad	Pad	Pad	_	_	Exposed pad of the package. Connect this pad to ground or leave floating. Connect the thermal pad to a large-area ground plane for best thermal performance.	

Table 5-1. Pin Functions



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	V _{IN}	-0.3	18	
	V _{OUT} ⁽³⁾	-0.3	V _{IN} + 0.3	
Voltage ⁽²⁾	V _{SNS} ⁽³⁾	-0.3	V _{IN} + 0.3	V
	V _{FB}	-0.3	3	
	V _{EN}	-0.3	18	
Current	Maximum output current	Internally L	imited	А
Tomporatura	Operating junction (T _J)	-50	150	°C
Temperature	Storage (T _{STG})	-65	150	C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages with respect to GND.

(3) $V_{IN} + 0.3$ V or 18 V (whichever is smaller)

6.2 ESD Ratings

			VALUE	UNIT
M	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±3000	M
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	2.5		16	V
V _{EN}	Enable voltage	0		16	V
V _{OUT}	Output voltage	0.8		14.6	V
I _{OUT}	Output current (2.5 V \leq V _{IN} $<$ 3 V)	0		0.8	А
I _{OUT}	Output current ($V_{IN} \ge 3 V$)	0		1	А
C _{OUT}	Output capacitor ⁽¹⁾	1	2.2	220	μF
C _{OUT} ESR	Output capacitor ESR	2		500	mΩ
C _{IN}	Input capacitor		1		μF
C _{FF}	Feed-forward capacitor (optional ⁽²⁾ , for adjustable device only)		10		pF
I _{FB_DIVIDER}	Feedback divider current ⁽²⁾ (adjustable device only)	5			μA
TJ	Junction temperature	-40		125	°C

(1) Effective output capacitance of 0.5 µF minimum required for stability.

(2) C_{FF} required for stability if the feedback divider current < 5 μA. Feedback divider current = V_{OUT} / (R₁ + R₂). See Feed-Forward Capacitor (C_{FF}) section for details.



6.4 Thermal Information

		TLV767				
	THERMAL METRIC ⁽¹⁾	DBV (SOT23)	DGN (HVSSOP)	DRV (WSON)	UNIT	
		5 PINS	8 PINS	6 PINS]	
R _{θJA}	Junction-to-ambient thermal resistance	165.7	60.1	77.7	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	61.6	81.7	92.3	°C/W	
R _{θJB}	Junction-to-board thermal resistance	37.9	32.8	40.8	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	11.6	6	4.3	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	37.6	32.7	40.8	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	15.5	18.9	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

Specified at $T_J = -40^{\circ}$ C to 125°C, $V_{IN} = V_{OUT(nom)} + 1.5$ V or $V_{IN} = 2.5$ V (whichever is greater), FB/SNS tied to OUT, $I_{OUT} = 10$ mA, $V_{EN} = 2$ V, $C_{IN} = 1.0$ µF, $C_{OUT} = 1.0$ µF (unless otherwise noted). Typical values are at $T_J = 25^{\circ}$ C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OUT}	Nominal output accuracy	T _J = 25°C	-0.5		0.5	%
N/		$V_{IN} \ge 3.0 \text{ V}, 1 \text{ mA} \le I_{OUT} \le 1 \text{ A}$	-1		1	%
V _{OUT}	Output accuracy over temperature	$2.5 \text{ V} \le \text{V}_{\text{IN}} < 3.0 \text{ V}, 1 \text{ mA} \le \text{I}_{\text{OUT}} \le 800 \text{ mA}$	-1		1	%
V _{FB}	Feedback voltage			0.8		V
\ <i>\</i>		$T_J = 25^{\circ}C$	-0.5		0.5	%
V _{REF}	Internal reference (adjustable device)		-1		1	%
I _{FB}	Feedback pin current	V _{FB} = 1 V		10	50	nA
$\Delta V_{OUT(\Delta VIN)}$	Line regulation ⁽¹⁾	$V_{OUT(NOM)}$ +1.5 V ≤ V_{IN} ≤ 16 V, I_{OUT} = 10 mA			0.02	%/V
A)/	Lood regulation	$1 \text{ mA} \le I_{OUT} \le 1 \text{ A}, V_{IN} \ge 3.0 \text{ V}$		0.1	0.5	0/ / ٨
ΔV _{OUT(ΔΙΟUT)}	Load regulation	$1 \text{ mA} \le I_{\text{OUT}} \le 800 \text{ mA}, 2.5 \text{ V} \le \text{V}_{\text{IN}} < 3.0 \text{ V}$		0.1	0.5	%/A
		V _{IN} ≥ 3.0V, I _{OUT} = 1 A, DGN package		0.9	1.5	
V _{DO}	Dropout voltage ⁽²⁾	V _{IN} ≥ 3.0V, I _{OUT} = 1 A, DRV package		0.9	1.4	V
		2.5 V ≤ V _{IN} < 3.0 V, I _{OUT} = 800 mA		0.8	1.3	
	Output ourront limit	V _{OUT} = 0.9 x V _{OUT(NOM)} , V _{IN} ≥ 3.0V	1.1		1.6	٨
I _{CL}	Output current limit	$V_{OUT} = 0.9 \text{ x } V_{OUT(NOM)}, 2.5 \text{ V} \le V_{IN} < 3.0 \text{ V}$	0.81		1.6	A
1	Short-circuit current limit	V _{OUT} = 0 V, DGN package		250		mA
I _{SC}		V _{OUT} = 0 V, DRV package	150	250	350	mA
	Quiescent current	I _{OUT} = 0 mA		50	80	
lq	Quiescent current	Fixed output devices, I _{OUT} = 0 mA		60	95	μA
I _{GND}	Ground current	I _{OUT} = 1 A, V _{IN} ≥ 3.0 V		1.5		mA
ISHUTDOWN	Shutdown current	V _{EN} ≤ 0.4 V, V _{IN} = 16 V		1.5	3	μA
V _{EN(HIGH)}	Enable pin logic high	2.5 V ≤ V _{IN} ≤ 16 V	1.2			V
V _{EN(LOW)}	Enable pin logic low	$2.5 \text{ V} \le \text{V}_{\text{IN}} \le 16 \text{ V}$			0.4	V
I _{EN}	Enable pullup current	V _{EN} = 0 V		400		nA
IPULLDOWN	Output pulldown current	V _{IN} = 16 V, V _{OUT} = 2.5 V, V _{EN} =0V		1.2		mA
PSRR	Power-supply rejection ratio	V _{IN} = 3.3 V, V _{OUT} = 1.8 V, I _{OUT} = 300 mA, f = 120 Hz		70		dB
V _n	Output noise voltage	BW = 10 Hz to 100 kHz, V_{IN} = 3.3 V, V_{OUT} = 0.8 V, I_{OUT} = 100 mA		60		μV _{RMS}
V _{UVLO+}	UVLO threshold rising	V _{IN} rising		2.2	2.4	V
V _{UVLO(HYS)}	UVLO hysteresis			130		mV



6.5 Electrical Characteristics (continued)


Specified at $T_J = -40^{\circ}$ C to 125°C, $V_{IN} = V_{OUT(nom)} + 1.5$ V or $V_{IN} = 2.5$ V (whichever is greater), FB/SNS tied to OUT, $I_{OUT} = 10$ mA, $V_{EN} = 2$ V, $C_{IN} = 1.0$ µF, $C_{OUT} = 1.0$ µF (unless otherwise noted). Typical values are at $T_J = 25^{\circ}$ C.

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
V _{UVLO-}	UVLO threshold falling	V _{IN} falling	1.9			V
T _{SD(shutdown)}	Thermal shutdown temperature	Temperature increasing		180		°C
T _{SD(reset)}	Thermal shutdown reset temperature	Temperature falling		160		°C


(1)

Line regulation is measured with $V_{IN} = V_{OUT(NOM)} + 1.5 V \text{ or } 2.5 V$ (whichever is greater) V_{DO} is measured with $V_{IN} = 95\% \times V_{OUT(nom)}$ for fixed output devices. V_{DO} is not measured for fixed output devices when $V_{OUT} < 2.5 V$. For adjustable output device, V_{DO} is measured with $V_{FB} = 95\% \times V_{FB(nom)}$ (2)


7 Typical Characteristics




























8 Detailed Description

8.1 Overview

The TLV767 is a low quiescent current, high PSRR linear regulator capable of handling up to 1 A of load current. Unlike typical high current linear regulators, the TLV767 consumes significantly less quiescent current. This device is ideal for high current applications that require very sensitive power-supply rails.

This device features integrated foldback current limit, thermal shutdown, output enable, internal output pulldown and undervoltage lockout (UVLO). This device delivers excellent line and load transient performance. This device is low noise and exhibits a very good PSRR. The operating ambient temperature range of the device is -40° C to $+125^{\circ}$ C.

8.2 Functional Block Diagrams




Figure 8-1. Adjustable Version Block Diagram




Figure 8-2. Fixed Version Block Diagram

8.3 Feature Description

8.3.1 Output Enable

The enable pin for the device is an active-high pin. The output voltage is enabled when the voltage of the enable pin is greater than the high-level input voltage of the EN pin and disabled with the enable pin voltage is less than the low-level input voltage of the EN pin. If independent control of the output voltage is not needed, connect the enable pin to the input of the device.

This device has an internal pullup current on the EN pin. The EN pin can be left floating to enable the device.

The device has an internal pulldown circuit that activates when the device is disabled to actively discharge the output voltage.

8.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{IN} - V_{OUT}$) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}}$$

(1)

8.3.3 Foldback Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brickwall-foldback scheme. The current limit transitions from a





brickwall scheme to a foldback scheme at the foldback voltage ($V_{FOLDBACK}$). In a high-load current fault with the output voltage above $V_{FOLDBACK}$, the brickwall scheme limits the output current to the current limit (I_{CL}). When the voltage drops below $V_{FOLDBACK}$, a foldback current limit activates that scales back the current as the output voltage approaches GND. When the output is shorted, the device supplies a typical current called the short-circuit current limit (I_{SC}). I_{CL} and I_{SC} are listed in the *Electrical Characteristics* table.

For this device, $V_{FOLDBACK} = 50\% \times V_{OUT(nom)}$.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brickwall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. When the device output is shorted and the output is below $V_{FOLDBACK}$, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application report.

Figure 8-3 shows a diagram of the foldback current limit.





8.3.4 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

8.3.5 Output Pulldown

The device has an output pulldown circuit. V_{OUT} pulldown sink to ground capability is listed in the *Electrical Characteristics* table. The output pulldown activates under the following conditions:

- Device disabled
- 1.0 V < V_{IN} < V_{UVLO}

The output pulldown current for this device is 1.2 mA typical, as listed in the *Electrical Characteristics* table.



Do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. See the *Reverse Current* section for more details.

8.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large $V_{IN} - V_{OUT}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed its operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.



8.4 Device Functional Modes

8.4.1 Device Functional Mode Comparison

Table 8-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

OPERATING MODE	PARAMETER					
OPERATING MODE	V _{IN}	V _{EN}	I _{OUT}	TJ		
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{OUT(max)}	$T_J < T_{SD(shutdown)}$		
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{OUT(max)}	$T_J < T_{SD(shutdown)}$		
Disabled (any true condition disables the device)	V _{IN} < V _{UVLO}	V _{EN} < V _{EN(LOW)}	Not applicable	T _J > T _{SD(shutdown)}		

Table 8-1.	Device	Functional	Mode	Comparison
------------	--------	------------	------	------------

8.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit $(I_{OUT} < I_{CL})$
- The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{SD}$)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

8.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during startup), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

8.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.



(3)

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Adjustable Device Feedback Resistors

The adjustable-version device requires external feedback divider resistors to set the output voltage. V_{OUT} is set using the feedback divider resistors, R_1 and R_2 , according to the following equation:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2)$$
 (2)

To ignore the FB pin current error term in the V_{OUT} equation, set the feedback divider current to 100x the FB pin current listed in the *Electrical Characteristics* table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \le V_{OUT} / (I_{FB} \times 100)$$

9.1.2 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

9.1.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. An input capacitor is recommended if the source impedance is more than 0.5 Ω . A higher value capacitor may be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

9.1.4 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \le V_{IN} + 0.3 \text{ V}$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- · The output is biased when the input supply is not established
- The output is biased above the input supply



If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

Figure 9-1 shows one approach for protecting the device.




Figure 9-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

9.1.5 Feed-Forward Capacitor (C_{FF})

For the adjustable-voltage version device, a feed-forward capacitor (C_{FF}) can be connected from the OUT pin to the FB pin. C_{FF} improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended C_{FF} values are listed in the *Recommended Operating Conditions* table. A higher capacitance C_{FF} can be used; however, the start-up time increases. For a detailed description of C_{FF} tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application report.

 C_{FF} and R_1 form a zero in the loop gain at frequency f_Z , while C_{FF} , R_1 , and R_2 form a pole in the loop gain at frequency f_P . C_{FF} zero and pole frequencies can be calculated from the following equations:

$$f_Z = 1 / (2 \times \pi \times C_{FF} \times R_1)$$
(4)

$$f_{P} = 1 / (2 \times \pi \times C_{FF} \times (R_{1} || R_{2}))$$
(5)

 $C_{FF} \ge 10 \text{ pF}$ is required for stability if the feedback divider current is less than 5 µA. Equation 6 calculates the feedback divider current.

$$I_{FB \text{ Divider}} = V_{OUT} / (R_1 + R_2)$$
(6)

To avoid start-up time increases from C_{FF} , limit the product $C_{FF} \times R_1 < 50 \ \mu s$.

For an output voltage of 0.8 V with the FB pin tied to the OUT pin, no C_{FF} is used.

9.1.6 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

(7)

Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the



junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$
(8)

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

9.1.7 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J), as described in the following equations. Use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D}$$
⁽⁹⁾

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D}$$
(10)

where

 T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application report.



9.2 Typical Application

This section discusses implementing this device for a typical application. Figure 9-2 shows the application circuit.




Figure 9-2. Typical Application Circuit

9.2.1 Design Requirements

Table 9-1 summarizes the design requirements for this application.

PARAMETER	DESIGN REQUIREMENT							
Input voltage	5 V							
Output voltage	3.3 V							
Output current	100 mA							

Table 9-1. Design Parameters

9.2.2 Detailed Design Procedure

9.2.2.1 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude. If load transients are expected with ramp rates greater than 0.5 A/ μ s, use a 2.2- μ F or larger output capacitor.

9.2.2.2 Choose Feedback Resistors

For this design example, V_{OUT} is set to 3.3 V. Equation 11 and Equation 12 set the feedback divider resistors for the desired output voltage:

$V_{OUT} = V_{FB} \times (1 + R_1 / R_2)$	(11)

$$R_1 + R_2 \le V_{OUT} / (I_{FB} \times 100)$$
 (12)

For improved output accuracy, use Equation 12 and $I_{FB} = 50$ nA as listed in the *Electrical Characteristics* table to calculate the upper limit for series feedback resistance ($R_1 + R_2 \le 660 \text{ k}\Omega$).

The control-loop error amplifier drives the FB pin to the same voltage as the internal reference (V_{FB} = 0.8 V, as listed in the *Electrical Characteristics* table). Use Equation 11 to determine the ratio of R₁ / R₂ = 3.125. Use this ratio and solve Equation 12 for R₂. Now calculate the upper limit for R₂ ≤ 160 kΩ. Select a standard value resistor for R₂ = 160 kΩ.


Reference Equation 11 and solve for R_1 :

$$R_1 = (V_{OUT} / V_{FB} - 1) \times R_2$$
 (13)

From Equation 13, $R_1 = 500 \text{ k}\Omega$ can be determined. Select a standard value resistor for $R_1 = 499 \text{ k}\Omega$. $V_{OUT} = 3.3 \text{ V}$ (as determined by Equation 11).



9.2.3 Application Curves



10 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 2.5 V to 16 V. To ensure that the output voltage is well regulated and dynamic performance is optimum, the input supply must be at least $V_{OUT(nom)}$ + 1.5 V. For 1-A output current operation, the input supply must be 3 V or greater. Connect a low output impedance power supply directly to the input pin of the TLV767.




11 Layout

11.1 Layout Guidelines


- Place input and output capacitors as close to the device as possible
- Use copper planes for device connections to IN, OUT, and GND pins to optimize thermal performance
- · Place thermal vias around the device to distribute heat

11.2 Layout Examples




Represents via used for application-specific connections







Represents via used for application-specific connections
















Represents via used for application specific connections





12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

Table 12-1. Available Options ⁽¹⁾							
PRODUCT	V _{OUT}						
TLV767 xx(x)yyyz	 xx(x) is nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 33 = 3.3 V; 125 = 1.25 V). 01 indicates adjustable output version. yyy is package designator. z is package quantity. R is for large quantity reel, T is for small quantity reel. 						

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the (1)device product folder at www.ti.com.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TLV767EVM-014 Evaluation module user's guide
- Texas Instruments, Pros and cons of using a feedforward capacitor with a low-dropout regulator application report
- Texas Instruments, Know your limits application report
- Texas Instruments, Universal low-dropout (LDO) linear voltage regulator MultiPkgLDOEVM-823 evaluation module user's guide

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV76701DGNR	PREVIEW	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2BKX	
TLV76701DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1RMH	Samples
TLV76701DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1RMH	Samples
TLV76708DGNR	PREVIEW	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2BLX	
TLV76708DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1RNH	Samples
TLV76708DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1RNH	Samples
TLV76718DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2BMX	Samples
TLV76718DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1ROH	Samples
TLV76718DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1ROH	Samples
TLV76725DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2GT7	Samples
TLV76728DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2BNX	Samples
TLV76728DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1RPH	Samples
TLV76728DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1RPH	Samples
TLV76733DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2BOX	Samples
TLV76733DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1RQH	Samples
TLV76733DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1RQH	Samples
TLV76750DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2BPX	Samples
TLV76750DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1RRH	Samples
TLV76750DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1RRH	Samples
TLV76780DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	2D2T	Samples

PACKAGE OPTION ADDENDUM



(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV767 :

Automotive : TLV767-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV76701DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76701DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76708DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV76708DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76708DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76708DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV76718DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV76718DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76718DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV76718DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76718DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV76725DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV76728DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV76728DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV76728DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76728DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV76728DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76733DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION




www.ti.com

22-Jul-2021

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV76733DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76733DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV76733DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76733DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV76750DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV76750DRVR	WSON	DRV	6	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV76750DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76750DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV76750DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TLV76780DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3





*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV76701DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV76701DRVT	WSON	DRV	6	250	210.0	185.0	35.0
TLV76708DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TLV76708DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV76708DRVT	WSON	DRV	6	250	210.0	185.0	35.0
TLV76708DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TLV76718DGNR	HVSSOP	DGN	8	2500	366.0	364.0	50.0

PACKAGE MATERIALS INFORMATION



www.ti.com

22-Jul-2021

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV76718DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV76718DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TLV76718DRVT	WSON	DRV	6	250	210.0	185.0	35.0
TLV76718DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TLV76725DGNR	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TLV76728DGNR	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TLV76728DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TLV76728DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV76728DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TLV76728DRVT	WSON	DRV	6	250	210.0	185.0	35.0
TLV76733DGNR	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TLV76733DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV76733DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TLV76733DRVT	WSON	DRV	6	250	210.0	185.0	35.0
TLV76733DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TLV76750DGNR	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TLV76750DRVR	WSON	DRV	6	3000	205.0	200.0	33.0
TLV76750DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV76750DRVT	WSON	DRV	6	250	210.0	185.0	35.0
TLV76750DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TLV76780DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0

DRV 6

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DRV0006A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRV0006A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



DRV0006A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.





PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



GENERIC PACKAGE VIEW

PowerPAD VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

3 x 3, 0.65 mm pitch

DGN 8

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






4225482/A

PACKAGE OUTLINE

DGN0008G

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




PowerPAD is a trademark of Texas Instruments.

DGN0008G

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




DGN0008G

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated