









TLV6700

SNVSAV2A – JANUARY 2018 – REVISED APRIL 2018

TLV6700 Micropower, 18-V Window Comparator With 400-mV Reference

1 Features

- Wide Supply Voltage Range: 1.8 V to 18 V
- Adjustable Threshold: Down to 400 mV
- High Threshold Accuracy:
 - 0.5% Max at 25°C
 - 1.0% Max Over Temperature
- Low Quiescent Current: 5.5 µA (Typ)
- Open-Drain Outputs
- Internal Hysteresis: 5.5 mV (Typ)
- Temperature Range: –40°C to 125°C
- Package: Thin SOT-23-6

2 Applications

- Notebook PCs and Tablets
- Smartphones
- Digital Cameras
- Video Game Controllers
- Relays and Circuit Breakers
- Portable Medical Devices
- Door and Window Sensors
- · Portable- and Battery-Powered Products

3 Description

The TLV6700 is a high voltage window comparator that operates over a 1.8 V to 18 V range. The device has two high-accuracy comparators with an internal 400-mV reference and two open-drain outputs rated to 18 V. The TLV6700 can be used as a window comparator or as two independent comparators; the monitored voltage can be set with the use of external resistors.

OUTA is driven low when the voltage at INA+ drops below ($V_{ITP} - V_{HYS}$), and goes high when the voltage returns above the respective threshold (V_{ITP}). OUTB is driven low when the voltage at INB- rises above V_{ITP} , and goes high when the voltage drops below the respective threshold ($V_{ITP} - V_{HYS}$). Both comparators in the TLV6700 include built-in hysteresis to reject brief glitches, thereby ensuring stable output operation without false triggering.


The TLV6700 is available in a Thin SOT-23-6 and is specified over the junction temperature range of -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV6700	SOT-23 (6)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Block Diagram



Copyright © 2018, Texas Instruments Incorporated

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Dev	ice Comparison Table 2
6	Pin	Configuration and Functions
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics5
	7.6	Timing Requirements 6
	7.7	Switching Characteristics 6
	7.8	Typical Characteristics 7
8	Deta	ailed Description
	8.1	Overview
	8.2	Functional Block Diagram 9

	8.3	Feature Description
	8.4	Device Functional Modes 11
9	Appl	ication and Implementation 12
	9.1	Application Information 12
	9.2	Typical Application 15
	9.3	Do's and Don'ts 17
10	Pow	er Supply Recommendations 18
11	Layo	out
		Layout Guidelines 18
	11.2	Layout Example 19
12	Devi	ce and Documentation Support 20
	12.1	Device Support
	12.2	Receiving Notification of Documentation Updates 20
	12.3	Community Resources 20
	12.4	Trademarks 20
	12.5	Electrostatic Discharge Caution 20
	12.6	Glossary 20
13	Mec	hanical, Packaging, and Orderable
	Infor	mation 20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Original (January 2018) to Revision A	Page	e
•	Changed Advance Information to Production Data release		1

5 Device Comparison Table

Table 1. TLV67xx Integrated Comparator Family


PART NUMBER CONFIGURATION		OPERATING VOLTAGE RANGE	THRESHOLD ACCURACY OVER TEMPERATURE
TLV6700	Window	1.8 V to 18 V	1%
TLV6703	Non-Inverting Single Channel	1.8 V to 18 V	1%
TLV6710	Window	1.8 V to 36 V	0.75%
TLV6713	Non-Inverting Single Channel	1.8 V to 36 V	0.75%



www.ti.com



6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION		
NAME	DDC	1/0	DESCRIPTION		
GND	2	—	Ground		
INA+	3	I	This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this terminal drops below the threshold voltage ($V_{ITP} - V_{HYS}$), OUTA is driven low.		
INB-	4	I	is pin is connected to the voltage to be monitored with the use of an external resistor divider then the voltage at this terminal exceeds the threshold voltage (V_{ITP}), OUTB is driven low.		
OUTA	1	0	INA+ comparator open-drain output. OUTA is driven low when the voltage at this comparator is below ($V_{ITP} - V_{HYS}$). The output goes high when the sense voltage returns above the respective threshold (V_{ITP}).		
OUTB	6	0	INB– comparator open-drain output. OUTB is driven low when the voltage at this comparator exceeds V _{ITP} . The output goes high when the sense voltage returns below the respective threshold (V _{ITP} – V _{HYS}).		
VDD 5 I Supply voltage input. Connect a 1.8-V to 18-V supply to VDD to power the device. Good design practice is to place a 0.1-µF ceramic capacitor close to this pin.		Supply voltage input. Connect a 1.8-V to 18-V supply to VDD to power the device. Good analog design practice is to place a 0.1 - μ F ceramic capacitor close to this pin.			

7 Specifications

7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	V _{DD}	-0.3	20	V
Voltage ⁽²⁾	OUTA, OUTB	-0.3	20	V
	INA+, INB-	-0.3	7	V
Current	Output terminal current		40	mA
Operating junction temperatu	re, T _J	-40	125	°C
Storage temperature, T _{stq}		65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2500	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins}^{(2)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V_{DD}	Supply voltage		1.8	18	V
VI	Input voltage	INA+, INB-	0	6.5	V
Vo	Output voltage	OUTA, OUTB	0	18	V

7.4 Thermal Information

		TLV6700	
	THERMAL METRIC ⁽¹⁾	DDC (SOT)	UNIT
		6 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	204.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	50.5	°C/W
R_{\thetaJB}	Junction-to-board thermal resistance	54.3	°C/W
ΨJT	Junction-to-top characterization parameter	0.8	°C/W
Ψјв	Junction-to-board characterization parameter	52.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ All voltages are with respect to network ground terminal.

7.5 Electrical Characteristics

Over the operating temperature range of $T_J = -40^{\circ}$ C to 125°C, and 1.8 V < V_{DD} < 18 V, unless otherwise noted. Typical values are at $T_J = 25^{\circ}$ C and $V_{DD} = 5$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(POR)	Power-on reset voltage ⁽¹⁾	V_{OL} max = 0.2 V, $I_{(OUTA/B)}$ = 15 µA			0.8	V
V	Desitive going input threshold values	V_{DD} = 1.8V and 18 V, T_J = 25°C	398	400	402.5	
V _{IT+}	Positive-going input threshold voltage	V_{DD} = 1.8V and 18 V, T_J = -40°C to 125°C	396		404	mV
V	Negative going input threshold voltage	V_{DD} = 1.8V and 18 V, T_J = 25°C	391.6	394.5	397.5	mV
V _{IT}	Negative-going input threshold voltage	V_{DD} = 1.8V and 18 V, T_{J} = –40°C to 125°C	387		400	mv
V _{hys}	Hysteresis voltage (hys = $V_{IT+} - V_{IT-}$)			5.5	12	mV
I _(INA+)	Input current (at the INA+ terminal)	V_{DD} = 1.8 V and 18 V, V_{I} = 6.5 V	-25	1	25	nA
I _(INB–)	Input current (at the INB- terminal)	V_{DD} = 1.8 V and 18 V, V_{I} = 0.1 V	-15	1	15	nA
	Low-level output voltage	V_{DD} = 1.3 V, I _O = 0.4 mA			250	mV
V _{OL}		V_{DD} = 1.8 V, I _O = 3 mA			250	
		$V_{DD} = 5 \text{ V}, I_O = 5 \text{ mA}$			250	
		V_{DD} = 1.8 V and 18 V, V_{O} = V_{DD}			300	nA
I _{lkg(OD)}	Open-drain output leakage-current	$V_{DD} = 1.8 \text{ V}, V_{O} = 18 \text{ V}$			300	
		V _{DD} = 1.8 V, no load		5.5	11	
	Supply surrent	$V_{DD} = 5 V$		6	13	μA
I _{DD}	Supply current	V _{DD} = 12 V		6	13	
		V _{DD} = 18 V		7	13	
	Start-up delay ⁽²⁾			150	450	μs
UVLO	Undervoltage lockout ⁽³⁾	V _{DD} falling	1.3		1.7	V

(1)

(2)

The lowest supply voltage (V_{DD}) at which output is active; $t_{r(VDD)} > 15 \mu s/V$. Below V_(POR), the output cannot be determined. During power on, V_{DD} must exceed 1.8 V for 450 μ s (max) before the output is in a correct state. When V_{DD} falls below UVLO, OUTA is driven low and OUTB goes to high impedance. The outputs cannot be determined below V_(POR). (3)

ISTRUMENTS

EXAS

7.6 Timing Requirements

over operating temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
t _{PHL}	High-to-low propagation delay ⁽¹⁾	V_{DD} = 5 V, 10-mV input overdrive, R_P = 10 k $\Omega,~V_{OH}$ = 0.9 × $V_{DD},~V_{OL}$ = 400 mV, see Figure 1		18		μs
t _{PLH}	Low-to-high propagation delay ⁽¹⁾	V_{DD} = 5 V, 10-mV input overdrive, R_P = 10 $k\Omega,~V_{OH}$ = 0.9 × $V_{DD},~V_{OL}$ = 400 mV, see Figure 1		29		μs

(1) High-to-low and low-to-high refers to the transition at the input terminals (INA+ and INB-).

7.7 Switching Characteristics

Over operating temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tr	Output rise time	V_{DD} = 5 V, 10-mV input overdrive, R _P = 10 kΩ, V _O = (0.1 to 0.9) × V _{DD}		2.2		μs
t _f	Output fall time	V_{DD} = 5 V, 10-mV input overdrive, R _P = 10 kΩ, V _O = (0.1 to 0.9) × V _{DD}		0.22		μs





Figure 1. Timing Diagram



TLV6700 SNVSAV2A – JANUARY 2018 – REVISED APRIL 2018

7.8 Typical Characteristics


at $T_J = 25^{\circ}C$ and $V_{DD} = 5 V$ (unless otherwise noted)



TLV6700 SNVSAV2A – JANUARY 2018 – REVISED APRIL 2018

www.ti.com

Typical Characteristics (continued)





8 Detailed Description

8.1 Overview


The TLV6700 device combines two comparators for overvoltage and undervoltage detection. The TLV6700 has a wide-supply voltage range (1.8 V to 18 V) with a high-accuracy rising-input threshold of 400 mV (1% over temperature) and built-in hysteresis. The outputs are also rated to 18 V, independent of supply voltage, and can sink up to 40 mA.

The TLV6700 is designed to assert the output signals, as shown in Table 2. Each input terminal can be set to monitor any voltage above 0.4 V using an external resistor divider network. Each input pin has very low input leakage current, allowing the use of large resistor dividers without sacrificing system accuracy. With the use of two input terminals of different polarities, the TLV6700 forms a window comparator. The relationship between the inputs and the outputs is shown in Table 2. Broad voltage thresholds can be supported that allow the device to be used in a wide array of applications.

CONDITION	OUTPUT	OUTPUT STATE
INA+ > V _{IT+}	OUTA high	Output A high impedance
INA+ < V _{IT}	OUTA low	Output A sinking
$INB- > V_{IT+}$	OUTB low	Output B sinking
INB- < V _{IT-}	OUTB high	Output B high impedance

Table 2. TLV6700 Truth Table

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Inputs (INA+, INB-)

The TLV6700 device combines two comparators. Each comparator has one external input (inverting and noninverting); the other input is connected to the internal reference. The comparator rising threshold is designed and trimmed to be equal to the reference voltage (400 mV). Both comparators also have a built-in falling hysteresis that makes the device less sensitive to supply rail noise and ensures stable operation.

The comparator inputs can swing from ground to 6.5 V, regardless of the device supply voltage used. Although not required in most cases, good analog design practice is to place a 1-nF to 10-nF bypass capacitor at the comparator input for extremely noisy applications to reduce sensitivity to transients and layout parasitics.

For comparator A, the corresponding output (OUTA) is driven to logic low when the input INA+ voltage drops below ($V_{IT+} - V_{hys}$). When the voltage exceeds V_{IT+} , the output (OUTA) goes to a high-impedance state; see Figure 1.

Copyright © 2018, Texas Instruments Incorporated



Feature Description (continued)

For comparator B, the corresponding output (OUTB) is driven to logic low when the voltage at input INBexceeds V_{IT+} . When the voltage drops below $V_{IT+} - V_{hys}$ the output (OUTB) goes to a high-impedance state; see Figure 1. Together, these comparators form a window-detection function as discussed in the *Window Comparator* section.

8.3.2 Outputs (OUTA, OUTB)

In a typical TLV6700 application, the outputs are connected to a GPIO input of the processor (such as a digital signal processor [DSP], central processing unit [CPU], field-programmable gate array [FPGA], or application-specific integrated circuit [ASIC]).

The TLV6700 device provides two open-drain outputs (OUTA and OUTB). Pullup resistors must be used to hold these lines high when the output goes to high impedance (not asserted). By connecting pullup resistors to the proper voltage rails, the outputs can be connected to other devices at the correct interface-voltage levels. The TLV6700 outputs can be pulled up to 18 V, independent of the device supply voltage. By using wired-OR logic, OUTA and OUTB can merge into one logic signal that goes low if either outputs are asserted because of a fault condition.

Table 2 and the *Inputs (INA+, INB–)* section describe how the outputs are asserted or deasserted. See Figure 1 for a timing diagram that describes the relationship between threshold voltages and the respective output.

8.3.3 Window Comparator

The inverting and noninverting configuration of the comparators forms a window-comparator detection circuit using a resistor divider network, as illustrated in Figure 14 and Figure 15. The input terminals can monitor any system voltage above 400 mV with the use of a resistor divider network. The INA+ and INB– terminals monitor for undervoltage and overvoltage conditions, respectively.




Figure 14. Window Comparator Block Diagram



Feature Description (continued)




Figure 15. Window Comparator Timing Diagram

8.3.4 Immunity to Input Terminal Voltage Transients

The TLV6700 device is relatively immune to short voltage transient spikes on the input terminals. Sensitivity to transients depends on both transient duration and amplitude; see the *Minimum Pulse Duration vs Threshold Overdrive Voltage* curve (Figure 7) in the *Typical Characteristics* section.

8.4 Device Functional Modes

8.4.1 Normal Operation (V_{DD} > UVLO)

When the voltage on V_{DD} is greater than 1.8 V for at least 150 µs, the OUTA and OUTB signals correspond to the voltage on INA+ and INB- as listed in Table 2.

8.4.2 Undervoltage Lockout ($V_{(POR)} < V_{DD} < UVLO$)

When the voltage on V_{DD} is less than the device UVLO voltage, and greater than the power-on reset voltage, $V_{(POR)}$, the OUTA and OUTB signals are asserted and high impedance, respectively, regardless of the voltage on INA+ and INB–.

8.4.3 Power-On Reset ($V_{DD} < V_{(POR)}$)

When the voltage on V_{DD} is lower than the required voltage to internally pull the asserted output to GND ($V_{(POR)}$), both outputs are in a high-impedance state.

TEXAS INSTRUMENTS

www.ti.com

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TLV6700 device is a wide-supply voltage window comparator that operates over a V_{DD} range of 1.8 V to 18 V. The device has two high-accuracy comparators with an internal 400-mV reference and two open-drain outputs rated to 18 V for overvoltage and undervoltage detection. The device can be used either as a window comparator or as two independent voltage monitors. The monitored voltages are set with the use of external resistors.

9.1.1 V_{PULLUP} to a Voltage Other Than V_{DD}

The outputs are often tied to V_{DD} through a resistor. However, some applications may require the outputs to be pulled up to a higher or lower voltage than V_{DD} to correctly interface with the input terminals of other devices.




Figure 16. Interfacing to Voltages Other Than V_{DD}



Application Information (continued)

9.1.2 Monitoring V_{DD}

Many applications monitor the same rail that is powering V_{DD} . In these applications the resistor divider is simply connected to the V_{DD} rail.





Figure 17. Monitoring the Same Voltage as V_{DD}

9.1.3 Monitoring a Voltage Other Than V_{DD}

Some applications monitor rails other than the one that is powering V_{DD} . In these types of applications the resistor divider used to set the desired thresholds is connected to the rail that is being monitored.



Application Information (continued)






Figure 18. Monitoring a Voltage Other Than V_{DD}



9.2 Typical Application

The TLV6700 device is a wide-supply voltage window comparator that operates over a V_{DD} range of 1.8 to 18 V. The monitored voltages are set with the use of external resistors, so the device can be used either as a window comparator or as two independent overvoltage and undervoltage monitors.




Figure 19. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the values summarized in Table 3 as the input parameters.

Table 3. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT			
Monitored voltage	12-V nominal rail with maximum rising and falling thresholds of ±10%	V _{MON(UV)} = 10.99 V (8.33%) ±2.94%, V _{MON(OV)} = 13.14 V (8.33%) ±2.94%			

9.2.2 Detailed Design Procedure

9.2.2.1 Resistor Divider Selection

Use Equation 1 through Equation 4 to calculate the resistor divider values and target threshold voltages.

$$\mathsf{R}_{\mathsf{T}} = \mathsf{R}_1 + \mathsf{R}_2 + \mathsf{R}_3$$

(1)

Select a value for R_T such that the current through the divider is approximately 100 times higher than the input current at the INA+ and INB– terminals. The resistors can have high values to minimize current consumption as a result of low-input bias current without adding significant error to the resistive divider. See the application note *Optimizing Resistor Dividers at a Comparator Input* (SLVA450) for details on sizing input resistors.

Use Equation 2 to calculate the value of R_3 .

$$R_3 = \frac{R_T}{V_{MON(OV)}} \times V_{IT}$$

where:

 $V_{MON(OV)}$ is the target voltage at which an overvoltage condition is detected

where:

 $V_{MON(no\ UV)}$ is the target voltage at which an undervoltage condition is removed as V_{MON} rises

$$R_2 = \left[\frac{R_T}{V_{MON(UV)}} \times (V_{1T+} - V_{hys})\right] - R_3$$

Use Equation 3 or Equation 4 to calculate the value of R₂.

where:

V_{MON(UV)} is the target voltage at which an undervoltage condition is detected

The worst-case tolerance can be calculated by referring to Equation 13 in application report SLVA450, Optimizing Resistor Dividers at a Comparator Input (available for download at www.ti.com). An example of the rising threshold error, $V_{MON(OV)}$, is given in Equation 5.

% ACC = % TOL(V_{IT+(INB)}) + 2 ×
$$\left(1 - \frac{V_{IT+(INB)}}{V_{MON(OV)}}\right)$$
 × % TOL_R = 1% + 2 × $\left(1 - \frac{0.4}{13.2}\right)$ × 1% = 2.94% (5)

9.2.2.2 Pullup Resistor Selection

To ensure proper voltage levels, the pullup resistor value is selected by ensuring that the pullup voltage divided by the resistor does not exceed the sink-current capability of the device. This confirmation is calculated by verifying that the pullup voltage minus the output-leakage current (IIKa(OD)) multiplied by the resistor is greater the desired logic-high voltage. These values are specified in the *Electrical Characteristics* table.

Use Equation 6 to calculate the value of the pullup resistor.

$$\frac{(V_{HI} - V_{PU})}{I_{lkg(OD)}} \ge R_{PU} \ge \frac{V_{PU}}{I_{O}}$$
(6)

9.2.2.3 Input Supply Capacitor

Although an input capacitor is not required for stability, connecting a 0.1-µF low equivalent series resistance (ESR) capacitor across the V_{DD} terminal and GND terminal is good analog design practice. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source.

9.2.2.4 Input Capacitors

Although not required in most cases, for extremely noisy applications, placing a 1-nF to 10-nF bypass capacitor from the comparator inputs (INA+, INB-) to the GND terminal is good analog design practice. This capacitor placement reduces device sensitivity to transients.

 $R_2 = \left(\frac{R_T}{V_{MON} (no UV)} \times V_{IT+}\right) - R_3$

(3)

(4)

FXAS


ISTRUMENTS

www.ti.com



9.2.3 Application Curves

At $T_J = 25^{\circ}C$



9.3 Do's and Don'ts

It is good analog design practice to have a $0.1-\mu F$ decoupling capacitor from V_{DD} to GND.

If the monitored rail is noisy, connect decoupling capacitors from the comparator inputs to GND.

Do not use resistors for the voltage divider that cause the current through them to be less than 100 times the input current of the comparators without also accounting for the effect to the accuracy.

Do not use pullup resistors that are too small, because the larger current sunk by the output then exceeds the desired low-level output voltage (V_{OL}).



10 Power Supply Recommendations

The TLV6700 has a 20 V absolute maximum rating on the VDD pin, with a recommended operating condition of 18V. If the voltage supply that is providing power to VDD is susceptible to any large voltage transient that may exceed 20 V, or if the supply exhibits high voltage slew rates greater than 1 V/µs, take additional precautions. Place an RC filter between the supply and VDD to filter any high-frequency transient surges on the VDD pin. A 100- Ω resistor and 0.01-µF capacitor is required in these cases, as shown in Figure 22.




Figure 22. Using an RC Filter to Remove High-Frequency Disturbances on VDD

11 Layout

11.1 Layout Guidelines

Placing a $0.1-\mu$ F capacitor close to the V_{DD} terminal to reduce the input impedance to the device is good analog design practice. The pullup resistors can be separated if separate logic functions are needed (as shown in Figure 23) or both resistors can be tied to a single pullup resistor if a logical AND function is desired.



11.2 Layout Example




Figure 23. TLV6700 Layout Schematic



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

The *DIP Adapter Evaluation Module* allows conversion of the SOT-23-6 package to a standard DIP-6 pinout for ease of prototyping and bench evaluation.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



16-Apr-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV6700DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1151	Samples
TLV6700DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1151	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

16-Apr-2018

DDC (R-PDSO-G6)


PLASTIC SMALL-OUTLINE



Α. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AA (6 pin).





NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

C. Publication IPC-7351 is recommended for alternate designs.

D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated