











TLV07SBOS832 – JULY 2017

TLV07 36-V Precision, Rail-to-Rail Output Operational Amplifier

1 Features

Low Offset Voltage: 100 μV (Maximum)

Rail-to-Rail Output

Low Noise: 19 nV / √Hz

Unity-Gain Stable

RFI Filtered Inputs

• Input Range Includes Negative Supply

Rail-to-Rail Output

• Gain Bandwidth: 1 MHz

Low Quiescent Current: 950 μA per Amplifier

 Full Industrial Temperature Range: -40°C to +125°C

 Offered in the Industry-Standard 8-Pin SOIC Package

2 Applications

- Battery Testers
- Tracking Amplifier in Power Modules
- Merchant Power Supplies
- Transducer Amplifiers
- e-Bikes
- · Temperature Measurements
- Strain Gauge Amplifiers
- · Precision Integrators
- Battery-Powered Instruments
- Test Equipment

3 Description

The TLV07 is a 36-V, single-supply, low-noise, precision operational amplifier (op amp) manufactured using Tl's e-trim™ operational amplifier technology. The e-trim technology is a Tl proprietary method of trimming internal device parameters during either wafer probing or final testing. Each amplifiers' input offset voltage is trimmed in production to obtain a low offset voltage of 100 µV (maximum).

The TLV07 offers outstanding dc precision and ac performance, including rail-to-rail output, low offset voltage ($\pm 100~\mu V$, maximum) and 1-MHz bandwidth. The TLV07 is stable at G = 1 with capacitive loads up to 200 pF. The input can operate 100 mV below the negative rail and within 2 V of the positive rail. This wide input voltage range, combined with a high CMRR of 120 dB, make the TLV07 well-suited when operated in the non-inverting configuration.

The TLV07 op amp is specified from -40°C to +125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV07	SOIC (8)	4.90 mm × 3.91 mm

For all available packages, see the orderable addendum at the end of the data sheet.

Single Pole Low-Pass Filter With Gain








Table of Contents

1 2	Features 1 Applications 1	8	Application and Implementation
3	Description 1		8.2 Typical Application
4	Revision History2	9	Power Supply Recommendations 13
5	Pin Configuration and Functions 3	10	Layout
6	Specifications4		10.1 Layout Guidelines 14
-	6.1 Absolute Maximum Ratings		10.2 Layout Example 15
	6.2 Recommended Operating Conditions	11	Device and Documentation Support 16
	6.3 Thermal Information		11.1 Device Support
	6.4 Electrical Characteristics5		11.2 Documentation Support
7	Detailed Description7		11.3 Community Resources
	7.1 Overview		11.4 Trademarks 17
	7.2 Functional Block Diagram7		11.5 Electrostatic Discharge Caution 17
	7.3 Feature Description 8		11.6 Glossary
	7.4 Device Functional Modes	12	Mechanical, Packaging, and Orderable Information18

4 Revision History


DATE	REVISION	NOTES
July 2017	SBOS832*	Initial release.

Submit Documentation Feedback



5 Pin Configuration and Functions

TLV07 D Package 8-Pin SOIC Top View



(1) NC- no internal connection

Pin Functions: TLV07

NAME	NO.	1/0	DESCRIPTION
-IN	2	I	Negative (inverting) input
+IN	3	I	Positive (non-inverting) input
NC	1, 5, 8	_	No internal connection (can be left floating)
OUT	6	0	Output
V+	7	_	Positive (highest) power supply
V-	4	_	Negative (lowest) power supply



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range, (unless otherwise noted) (1)

	MIN	MAX	UNIT
Supply voltage	-20	20	V
Single supply voltage		40	V
Signal input pin voltage	(V-) - 0.5	(V+) + 0.5	V
Signal input pin current	-10	10	mA
Output short-circuit current ⁽²⁾	Continuous		
Operating ambient temperature, T _A	- 55	150	°C
Junction temperature, T _J		150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_S	Supply voltage $(V_S = V+ - V-)$	2.7	36	٧
T _A	Specified temperature	-40	125	°C

6.3 Thermal Information

		TLV07		
	THERMAL METRIC (1)	D (SOIC)	UNIT	
		8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	149.5	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	72.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	60.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	18.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	53.8	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Documentation Feedback

⁽²⁾ Short-circuit to ground, one amplifier per package.

6.4 Electrical Characteristics

STRUMENTS

at T_A = 25°C, V+ = +15 V, V- = -15 V, V_{CM} = V_{OUT} = V_S / 2, and R_L = 10 k Ω connected to V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	VOLTAGE					
Vos	Input offset voltage	T _A = 25°C		50	±100	μV
dV _{OS} /dT	Input offset voltage drift	T _A = -40°C to 125°C		±0.9		μV/°C
PSRR	Input offset voltage vs power supply	V _S = 4.5 V to 36 V		1		μV/V
INPUT BI	AS CURRENT					
	Innut bing assessed	T _A = 25°C		±40		pA
I _B	Input bias current	$T_A = -40$ °C to 125°C		±7		nA
I _{OS}	Input offset current	T _A = 25°C		±4		pA
NOISE						
	Input voltage noise	f = 0.1 Hz to 10 Hz		8		μV_{PP}
e _n	Input voltage noise density	f = 1 kHz		19		nV/√ Hz
INPUT VC	DLTAGE					
V _{CM}	Common-mode voltage range		(V-) - 0.1		(V+) - 2	V
CMRR	Common-mode rejection ratio	$V_S = \pm 18 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V}$	104	120		dB
INPUT IM	PEDANCE					
	Differential			100 3		MΩ pF
	Common-mode			6 3		$10^{12} \Omega \parallel pF$
OPEN-LO	OP GAIN		1			
A _{OL}	Open-loop voltage gain	(V–) + 0.35 V < V _O < (V+) – 0.35 V	110	130		dB
FREQUE	NCY RESPONSE		1			
GBP	Gain bandwidth product			1		MHz
SR	Slew rate	G = 1		0.4		V/µs
		To 0.1%, V _S = ±18 V, G = 1, 10-V step		20		μs
t _S	Settling time	To 0.01% (12-bit), $V_S = \pm 18 \text{ V}$ G = 1 10-V step	28			μs



Electrical Characteristics (continued)

at $T_A = 25^{\circ}C$, $V_{+} = +15$ V, $V_{-} = -15$ V, $V_{CM} = V_{OUT} = V_{S}$ / 2, and $R_L = 10$ k Ω connected to V_{S} / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT				
OUTPUT	T								
Vo	Voltage output swing from rail	$R_L = 10 \text{ k}\Omega$	30		mV				
I _{SC}	Short-circuit current		17		mA				
R _O	Open-loop output resistance	f = 1 MHz $I_0 = 0 \text{ A}$	900		Ω				
POWER	POWER SUPPLY								
IQ	Quiescent current per amplifier	I _O = 0 A	950		μΑ				
TEMPER	TEMPERATURE								
	Specified range		-40	125	°C				
	Operating range		-55	150	°C				

ADVANCE INFORMATION




7 Detailed Description

7.1 Overview

The TLV07 operational amplifier provides high overall performance, making the device suitable for many general-purpose applications. The excellent offset drift of only 0.9 μ V/°C provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR, and A_{OL}.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Operating Characteristics

The TLV07 operational amplifier is specified for operation from 2.7 V to 36 V (±1.35 V to ±18 V). Many of the specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are shown in .

7.3.2 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. The questions typically focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Internal electrostatic discharge (ESD) protection is built into the circuits to protect the circuits from accidental ESD events before and during product assembly.

A good understanding of this basic ESD circuitry and the relevance of the circuitry to an electrical overstress event is helpful. Figure 1 shows the ESD circuits contained in the TLV07 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at the power-supply ESD cell, an absorption device, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




Figure 1. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse when discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



www.ti.com

Feature Description (continued)

When an ESD voltage develops across two or more amplifier device pins, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device can activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the TLV07, but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit (see Figure 1), the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

Figure 1 shows a specific example where the input voltage (V_{IN}) exceeds the positive supply voltage (V+) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If V+ can sink the current, one of the upper input steering diodes conducts and directs current to V+. Excessively high current levels can flow with increasingly higher V_{IN} . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current, V_{IN} sources current to the operational amplifier and becomes the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input when the power supplies (V+ or V-) are at 0 V. This question depends on the supply characteristic when at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external Zener diodes to the supply pins; see Figure 1. Select the Zener voltage so that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe-operating, supply-voltage level.

The TLV07 input pins are protected from excessive differential voltage with back-to-back diodes; see Figure 1. In most circuit applications, the input protection circuitry has no effect. However, in low-gain or G=1 circuits, fast-ramping input signals can forward-bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, limit the input signal current to 10 mA or less. If the input signal current is not inherently limited, use an input series resistor to limit the input signal current.

Product Folder Links: TLV07



7.4 Device Functional Modes

7.4.1 Common-Mode Voltage Range

The input common-mode voltage range of the TLV07 device extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. The typical performance in this range is listed in Table 1.

Table 1. Typical Performance for Common-Mode Voltages Within 2 V of the Positive Supply

PAR	AMETER	MIN	TYP	MAX	UNIT
Input common-mode voltage		(V+) - 2		(V+) + 0.1	V
Offset voltage			7		mV
Offset voltage	vs temperature		12		μV/°C
Common-mode rejection			65		dB
Open-loop gain			60		dB
Gain-bandwidth product			0.3		MHz
Slew rate			0.3		V/µs

7.4.2 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from the saturated state to the linear state. The output devices of the operational amplifier enter the saturation region when the output voltage exceeds the rated operating voltage resulting from the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices must have time to return back to the normal state. After the charge carriers return back to the equilibrium state, the device begins to slew at the normal slew rate. As a result, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV07 is approximately 2 µs.

40



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV07 operational amplifier provides high overall performance in a large number of general-purpose applications. As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, 0.1-µF capacitors are adequate. Follow the additional recommendations in *Layout Guidelines* to achieve the maximum performance from this device. Many applications may introduce capacitive loading to the output of the amplifier, potentially causing instability. Add an isolation resistor between the amplifier output and the capacitive load to stabilize the amplifier. *Typical Application* shows the design process for selecting this resistor.

8.2 Typical Application

This circuit can drive capacitive loads such as cable shields, reference buffers, MOSFET gates, and diodes. The circuit uses an isolation resistor ($R_{\rm ISO}$) to stabilize the output of an operational amplifier. $R_{\rm ISO}$ modifies the open-loop gain of the system to ensure the circuit has sufficient phase margin.




Figure 2. Unity-Gain Buffer With R_{ISO} Stability Compensation

8.2.1 Design Requirements

The design requirements are:

- Supply voltage: 30 V (±15 V)
- Capacitive loads: 100 pF, 1000 pF, 0.01 μF, 0.1 μF, and 1 μF
- Phase margin: 45° and 60°

8.2.2 Detailed Design Procedure

Figure 2 shows a unity-gain buffer driving a capacitive load. Equation 1 shows the transfer function for the circuit in Figure 2. Figure 2 does not show the open-loop output resistance of the operational amplifier (R_O) .

$$T(s) = \frac{1 + C_{LOAD} \times R_{ISO} \times s}{1 + (R_o + R_{ISO}) \times C_{LOAD} \times s}$$
(1)

The transfer function shown in Equation 1 has a pole and a zero. ($R_O + R_{ISO}$) and C_{LOAD} determine the frequency of the pole (f_p). The R_{ISO} and C_{LOAD} components determine the frequency of the zero (f_z). A stable system is obtained by selecting R_{ISO} such that the rate of closure (ROC) between the open-loop gain (A_{OL}) and $1/\beta$ is 20 dB/decade.

Copyright © 2017, Texas Instruments Incorporated

SBOS832 - JULY 2017



Typical Application (continued)

ROC stability analysis is typically simulated. The validity of the analysis depends on multiple factors, especially the accurate modeling of R o. In addition to simulating the ROC, a robust stability analysis includes a measurement of overshoot percentage and ac gain peaking of the circuit using a function generator, oscilloscope, and gain and phase analyzer. These measurements then calculate phase margin. Table 2 shows the overshoot percentage and ac gain peaking that correspond to phase margins of 45° and 60°. For more details on this design and other alternative devices that can be used in place of the TLV07, see Capacitive Load Drive Solution Using an Isolation Resistor

Table 2. Phase Margin versus Overshoot and AC Gain **Peaking**

PHASE MARGIN	OVERSHOOT	AC GAIN PEAKING				
45°	23.3%	2.35 dB				
60°	8.8%	0.28 dB				

8.2.3 Application Curve

The values of R_{ISO} that yield phase margins of 45° and 60° for various capacitive loads are determined using the described methodology Figure 3 shows the results.




Figure 3. Isolation Resistor Required for Various Capacitive Loads to Achieve a Target Phase Margin



9 Power Supply Recommendations

The TLV07 is specified for operation from 2.7 V to 36 V (±2.25 V to ±18 V); many specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in .

CAUTION

Supply voltages larger than 40 V can permanently damage the device; see Absolute Maximum Ratings.

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see Layout Guidelines



10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the
 operational amplifier itself. Bypass capacitors reduce the coupled noise by providing low-impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are typically devoted to ground
 planes. A ground plane helps distribute heat and reduces EMI noise pickup. Take care to physically
 separate digital and analog grounds, paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 5, keeping R_F and R_G close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

Submit Documentation Feedback



10.2 Layout Example




Figure 4. Schematic Representation of a Non-inverting Amplifier




Figure 5. Operational Amplifier Board Layout for a Noninverting Configuration



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 Development Support

11.1.2.1 TINA-TI™ (Free Software Download)

TINATM is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TITM is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the WEBENCH® Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

NOTE

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

11.1.2.2 DIP Adapter EVM

The DIP Adapter EVM tool provides an easy, low-cost way to prototype small surface mount devices. The evaluation tool these TI packages: D or U (SOIC-8), PW (TSSOP-8), DGK (MSOP-8), DBV (SOT23-6, SOT23-5 and SOT23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6). The DIP Adapter EVM may also be used with terminal strips or may be wired directly to existing circuits.

11.1.2.3 Universal Operational Amplifier EVM

The Universal Op Amp EVM is a series of general-purpose, blank circuit boards that simplify prototyping circuits for a variety of device package types. The evaluation module board design allows many different circuits to be constructed easily and quickly. Five models are offered, with each model intended for a specific package type. PDIP, SOIC, MSOP, TSSOP and SOT-23 packages are all supported.

NOTE

These boards are unpopulated, so users must provide their own devices. TI recommends requesting several op amp device samples when ordering the Universal Op Amp EVM.

11.1.2.4 TI Precision Designs

TI Precision Designs are analog solutions created by Ti's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits. TI Precision Designs are available online at http://www.ti.com/ww/en/analog/precision-designs/.

Product Folder Links: *TLV07*

NSTRUMENTS



11.1.2.5 WEBENCH® Filter Designer

WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH® Filter Designer allows the user to create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows the user to design, optimize, and simulate complete multistage active filter solutions within minutes.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following (available for download from www.ti.com):

- Feedback Plots Define Op Amp AC Performance (SBOA015)
- Capacitive Load Drive Solution Using an Isolation Resistor (TIPD128)

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

TINA-TI, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

is a trademark of ~ Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

ADVANCE INFORMATION



PACKAGE OPTION ADDENDUM

18-Jul-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PTLV07IDR	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125		Samples
TLV07IDR	PREVIEW	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.