

www.ti.com SBVS127B –MARCH 2009–REVISED DECEMBER 2009

24-Channel, 12-Bit PWM LED Driver with 7-Bit Dot Correction and 3-Group, 8-Bit Global Brightness Control

Check for Samples: [TLC5951](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=tlc5951)

-
-
- **12-Bit (4096 Step), 10-Bit (1024 Step), 8-Bit • Grouped Delay to Prevent Inrush Current**
- **• Three Independent Grayscale Clocks for Three • Packages: HTSSOP-38, QFN-40 Color Groups**
- **• Dot Correction (DC): 7-Bit (128 Step) APPLICATIONS**
- **• Global Brightness Control (BC) for Each Color • Full-Color LED Displays Group: 8-Bit (256 Step) • LED Signboards**
- **• Auto Display Repeat Function**
- **• Independent Data Port for GS and BC/DC Data DESCRIPTION**
-
-
-
- -
-
-
-
- **¹FEATURES • 33-MHz Grayscale Control Clock**
	- **²³• 24-Channel Constant-Current Sink Output • Continuous Base LED Open Detection (LOD)**
	- **• Current Capability: 40 mA • Continuous Base LED Short Detection (LSD)**
	- **• Selectable Grayscale (GS) Control with PWM: • Thermal Shutdown (TSD) with Auto Restart**
		-
		- **(256 Step) • Operating Air Temperature: –40°C to +85°C**
		-

-
-

• Communication Path Between Each Data Port The TLC5951 is a 24-channel, constant-current sink driver. Each channel has an individually-adjustable, **• LED Power-Supply Voltage up to 15 V** 4096-step, pulse width modulation (PWM) grayscale **• V_{CC}** = **3.0 V** to 5.5 **V** (GS) brightness control and 128 step constant-current
 Constant-Current Accuracy: (GS) direction (DC). The dot correction adjusts **• Constant-Current Accuracy:** dot correction (DC). The dot correction adjusts **– Channel-to-Channel = ±1.5%** brightness deviation between channels and other LED drivers. The output channels are grouped into **– Device-to-Device ⁼ ±3%** three groups of eight channels. Each channel group **has a 256-step global brightness control (BC) function •• Data Transfer Rate: 30 MHz** *Alternative and an individual grayscale clock input.*

Typical Application Circuit (Multiple Daisy-Chained TLC5951s)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆÑ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments, Incorporated.

All other trademarks are the property of their respective owners.

DESCRIPTION (CONTINUED)

GS, DC, and BC data are accessible via a serial interface port. DC and BC can be programmed via a dedicated serial interface port.

The TLC5951 has three error detection circuits for LED open detection (LOD), LED short detection (LSD), and thermal error flag (TEF). LOD detects a broken or disconnected LED while LSD detects a shorted LED. TEF indicates an over-temperature condition.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. ORDERING INFORMATION(1)

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

ABSOLUTE MAXIMUM RATINGS(1) (2)

Over operating free-air temperature range, unless otherwise noted.

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

DISSIPATION RATINGS

(1) With PowerPAD soldered onto copper area on printed circuit board (PCB); 2-oz. copper. For more information, see [SLMA002](http://www.ti.com/lit/SLMA002) (available for download at www.ti.com).

(2) With PowerPAD not soldered onto copper area on PCB.

(3) The package thermal impedance is calculated in accordance with JESD51-5.

RECOMMENDED OPERATING CONDITIONS

At $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted.

ELECTRICAL CHARACTERISTICS

At $T_A = -40^{\circ}$ C to +85°C, V_{CC} = 3 V to 5.5 V, and V_{LED} = 5 V, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C and $V_{\text{CC}} = 3.3 \text{ V}.$

(1) The deviation of each output in the same color group from the average of the same color group (OUTR0-OUTR7, OUTG0-OUTG7, or OUTB0-OUTB7) constant current. The deviation is calculated by the formula (X = R, G, or B; n = 0-7):

$$
\Delta (\%) = \left[\frac{I_{\text{OUTXn}} \text{ (N = 0-7)}}{ \frac{(I_{\text{OUTX0}} + I_{\text{OUTX1}} + ... + I_{\text{OUTX6}} + I_{\text{OUTX7}})}{8}} - 1\right] \times 100
$$

ELECTRICAL CHARACTERISTICS (continued)

At $T_A = -40^{\circ}$ C to +85°C, V_{CC} = 3 V to 5.5 V, and V_{LED} = 5 V, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C and $V_{CC} = 3.3 V$.

(2) The deviation of each color group in the same device from the average of all constant current. The deviation is calculated by the formula $(X = R, G, \text{ or } B)$: Δ

$$
\Delta (%) = \left(\frac{\frac{(1_{\text{OUTX0}} + 1_{\text{OUTX1}} + ... + 1_{\text{OUTX6}} + 1_{\text{OUTX7}})}{8}}{\frac{(1_{\text{OUTR0}} + ... + 1_{\text{OUTR7}} + 1_{\text{OUTG0}} + ... + 1_{\text{OUTG7}} + 1_{\text{OUTB0}} + ... + 1_{\text{OUTB7}})}{24}} - 1\right) \times 100
$$

(3) The deviation of the all constant-current average from the ideal constant-current value. The deviation is calculated by the formula:

$$
\Delta (\%) = \left(\frac{\frac{(\text{I}_{\text{OUTR0}} + \dots + \text{I}_{\text{OUTR7}} + \text{I}_{\text{OUTG0}} + \dots + \text{I}_{\text{OUTG7}} + \text{I}_{\text{OUTB0}} + \dots + \text{I}_{\text{OUTB7}})}{24} - (\text{Ideal Output Current})}{\text{Ideal Output Current}}\right) \times 100
$$

Ideal current is calculated by the following equation:

$$
I_{\text{OUT(IDEAL, mA)}} = 40 \times \left[\frac{1.20}{R_{\text{IREF}}\left(\Omega\right)}\right]
$$

J

U

(4) Line regulation is calculated by the following equation $(X = R, G, or B; n = 0-7)$:

$$
\Delta (\% / V) = \left(\frac{ (I_{\text{OUTXn}} \text{ at } V_{\text{CC}} = 5.5 \text{ V}) - (I_{\text{OUTXn}} \text{ at } V_{\text{CC}} = 3.0 \text{ V})}{ (I_{\text{OUTXn}} \text{ at } V_{\text{CC}} = 3.0 \text{ V})} \right) \times \frac{100}{5.5 \text{ V} - 3 \text{ V}}
$$

(5) Load regulation is calculated by the following equation $(X = R, G, or B; n = 0-7)$:

$$
\Delta (\% / V) = \left(\frac{ (I_{\text{OUTXn}} \text{ at } V_{\text{OUTXn}} = 3 \text{ V}) - (I_{\text{OUTXn}} \text{ at } V_{\text{OUTXn}} = 1 \text{ V})}{(I_{\text{OUTXn}} \text{ at } V_{\text{OUTXn}} = 1 \text{ V})} \right) \times \frac{100}{3 \text{ V} - 1 \text{ V}}
$$

(6) Not tested; specified by design.

SWITCHING CHARACTERISTICS

At T_A = –40°C to +85°C, V_{CC} = 3 V to 5.5 V, C_L = 15 pF, R_L = 100 Ω, R_{IREF} = 1.2 kΩ, and V_{LED} = 5.0 V, unless otherwise noted. Typical values are at T_A = +25°C and V_{CC} = 3.3 V.

(1) Output on-time error (t_{ON_ERR}) is calculated by the formula t_{ON_ERR} (ns) = t_{OUT_ON} – T_{GSCKR/G/B}. t_{OUT_ON} indicates the actual on-time of the constant current driver. T_{GSCKR} is the period of GSCKR, T_{GSCKG} is the period of GSCKG, and T_{GSCKB} is the period of GSCKB.

FUNCTIONAL BLOCK DIAGRAM

(1) The internal blank signal is generated when GSLAT is input for GS data with display timing reset enabling. Furthermore, the signal is generated at the 4096th GSCK when auto repeat mode is enabled. XBLNK can be connected to V_{CC} when the display timing reset or auto repeat is enabled.

PIN CONFIGURATIONS

(1) $NC = no$ connection.

Texas
Instruments

www.ti.com SBVS127B –MARCH 2009–REVISED DECEMBER 2009

TERMINAL FUNCTIONS

TERMINAL FUNCTIONS (continued)

www.ti.com SBVS127B –MARCH 2009–REVISED DECEMBER 2009

PARAMETER MEASUREMENT INFORMATION

PIN EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

Figure 1. GSSCK, GSLAT, DCSIN, DCSCK, GSCKR, Figure 2. GSSIN, XBLNK GSCKG, GSCKB

TEST CIRCUITS

- (2) C_L includes measurement probe and jig capacitance.
- (3) $X = R$, G, or B; n = 0-7.
- (4) C_L includes measurement probe and jig capacitance.

Figure 5. Rise Time and Fall Time Test Circuit for
OUTRn/Gn/Bn
GSSOUT and DCSOUT

(1) $X = R$, G, or B; n = 0-7.

Figure 7. Constant-Current Test Circuit for OUTRn/Gn/Bn

Figure 3. GSSOUT, DCSOUT Figure 4. OUTR0/G0/B0 Through OUTR7/G7/B7

GSSOUT and DCSOUT

TIMING DIAGRAMS

(2) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 8. Input Timing

(3) Input pulse rise and fall time is 1 ns to 3 ns.

Texas INSTRUMENTS

www.ti.com SBVS127B –MARCH 2009–REVISED DECEMBER 2009

TIMING DIAGRAMS (continued)

Figure 10. Grayscale Data Write Timing

Texas

TIMING DIAGRAMS (continued)

Figure 11. Dot Correction/Global Brightness Control/Function Control/User-Defined Data Write Timing from GS Data Path

Texas **INSTRUMENTS**

www.ti.com SBVS127B –MARCH 2009–REVISED DECEMBER 2009

TIMING DIAGRAMS (continued)

GSSOUT (Common Shift

Register Bit 287)

Figure 13. Status Information Data Read Timing

LSD R1B LSD
R0B

LSD \bigtimes tef \bigtimes $\begin{array}{l} n \ n \end{array}$ \bigtimes func \bigtimes func

FUNC 2

1

FUNC

GSB₇ 11B LOD B7B LOD B6B LOD B5B LOD B4B LOD B3B **DCF** 1 **DCR** Ω

GSB7 11C

R_{IREF}, Reference Resistor (kΩ)

SBVS127B –MARCH 2009–REVISED DECEMBER 2009 **www.ti.com**

OUTPUT CURRENT vs OUTPUT VOLTAGE OUTPUT CURRENT vs OUTPUT VOLTAGE

OUTPUT CURRENT vs OUTPUT VOLTAGE OUTPUT CURRENT vs OUTPUT VOLTAGE

Texas **INSTRUMENTS**

www.ti.com SBVS127B –MARCH 2009–REVISED DECEMBER 2009

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C and V_{CC} = 3.3 V, unless otherwise noted.

CONSTANT-CURRENT ERROR (Channel-to-Channel, BLUE Color) (Channel-to-Channel, RED Color)

CONSTANT-CURRENT ERROR vs OUTPUT
(Channel-to-Channel, RED Color)

4 3 2 1 0 -1 2 - 3 - -4 0 10 20 30 40 Output Current (mA) ΔI_{OLC} (%) I_{OLCMax} = 2 mA to 40 mA Set By R_{IREF} $T_A = +25$ °C DCBn = 7Fh with High Adjustment Range $BCB = FFh$ $V_{\rm CC} = 3.3 V$ $V_{\rm CC} = 5 V$

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C and V_{CC} = 3.3 V, unless otherwise noted.

CONSTANT-CURRENT ERROR vs OUTPUT CONSTANT-CURRENT ERROR vs OUTPUT

Figure 28. Figure 29.

www.ti.com SBVS127B –MARCH 2009–REVISED DECEMBER 2009

TYPICAL CHARACTERISTICS (continued)

 ΔI_{OLC} (%)

At T_A = +25°C and V_{CC} = 3.3 V, unless otherwise noted.

CONSTANT-CURRENT ERROR vs OUTPUT CONSTANT-CURRENT ERROR vs OUTPUT

Figure 34. Figure 35.

Constant Current = 2 mA to 40 mA Set By BCG with Low Adjustment Range T_A = +25°C, I_{OLCMax} = 40 mA DCGn = FFh **(Channel-to-Channel, RED Color) (Channel-to-Channel, GREEN Color)**

 $V_{\rm CC} = 3.3 V$ $V_{\rm CC} = 5 V$

0 10 30 40

20

Figure 40.

DETAILED DESCRIPTION

MAXIMUM CONSTANT SINK CURRENT VALUE

The TLC5951 maximum constant sink current value for each channel, I_{OLCMax} , is determined by an external resistor, R_{IREF}, placed between R_{IREF} and GND. The R_{IREF} resistor value is calculated with [Equation](#page-20-0) 1.

$$
R_{IREF} (k\Omega) = \frac{V_{IREF} (V)}{I_{OLOMax} (mA)} \times 40
$$

(1)

Where:

 V_{IRFF} = the internal reference voltage on IREF (1.20 V, typically)

 I_{OLCMax} is the largest current for each output. Each output sinks the I_{OLCMax} current when it is turned on, the dot correction is set to the maximum value of 7Fh (127d), and the global brightness control data are set to the maximum value of FFh (255d). Each output sink current can be reduced by lowering the output dot correction or brightness control value.

 R_{IREF} must be between 1.2 kΩ and 24 kΩ to keep I_{OLCMax} between 40 mA (typ) and 2mA (typ); the output may be unstable when I_{OLCMax} is set lower than 2 mA. Output currents lower than 2 mA can be achieved by setting I_{OLCMax} to 2 mA or higher and then using dot correction and global brightness control to lower the output current.

[Figure](#page-15-0) 14 and [Table](#page-20-1) 2 show the constant sink current versus external resistor, R_{IRFF} , characteristics. Multiple outputs can be tied together to increase the constant-current capability. Different voltages can be applied to each output.

Table 2. Maximum Constant Current Output versus External Resistor Value

DOT CORRECTION (DC) FUNCTION

The TLC5951 has the capability to adjust the output current of each channel (OUTR0-OUTR7, OUTG0-OUTG7, OUTB0-OUTB7) individually. This function is called dot correction (DC). The DC function allows the brightness and color deviations of LEDs connected to each output to be individually adjusted. Each output DC is programmed with a 7-bit word for each channel output. Each channel output current is adjusted with 128 steps within one of two adjustment ranges. The dot correction high adjustment range allows the output current to be adjusted from 33.3% to 100% of the maximum output current, I_{OLCMax} . The dot correction low adjustment range allows the output current to be adjusted from 0% to 66.7% of I_{OLCMax} . The range control bits in the function control latch select the high or low adjustment range. [Equation](#page-21-0) 2 and [Equation](#page-21-1) 3 calculate the actual output current as a function of R_{IRFF} , DC value, adjustment range, and brightness control value. There are three range control bits that control the DC adjustment range for three groups of outputs: OUTR0-OUTR7, OUTG0-OUTG7, and OUTB0-OUTB7. DC data are programmed into the TLC5951 via the serial interface.

When the IC is powered on, the DC data in the 216-bit common shift register and data latch contain random data. Therefore, DC data must be written to the DC latch before turning the constant-current output on. Additionally, XBLNK should be low when the device turns on to prevent the outputs from turning on before the proper grayscale values can be written. All constant-current outputs are off when XBLNK is low.

GLOBAL BRIGHTNESS CONTROL (BC) FUNCTION

The TLC5951 has the capability to adjust the output current of each color group simultaneously. This function is called global brightness control (BC). The global brightness control for each of the three color groups, (OUTR0-OUTR7, OUTG0-OUTG7, and OUTB0-OUTB7), is programmed with a separate 8-bit word. The BC of each group is adjusted with 256 steps from 0% to 100%. 0% corresponds to 0 mA. 100% corresponds to the maximum output current programmed by R_{IRFE} and each output DC value. Note that even though the BC value for all color groups are identical, the output currents can be different if the DC values are different. [Equation](#page-21-0) 2 and [Equation](#page-21-1) 3 calculate the actual output current as a function of R_{IREF}, DC adjustment range, and brightness control value. BC data are programmed into the TLC5951 via the serial interface.

When the IC is powered on, the BC data in the 216-bit common shift register and data latch contain random data. Therefore, BC data must be written to the BC latch before turning the constant-current output on. Additionally, XBLNK should be low when the device turns on to prevent the outputs from turning on before the proper grayscale values can be written. All constant-current outputs are off when XBLNK is low.

[Equation](#page-21-0) 2 determines the output sink current for each color group when the dot correction high adjustment range is chosen.

$$
I_{\text{OUT}}\text{ (mA)} = \left(\frac{1}{3} \ I_{\text{OLCMax}}\text{ (mA)} + \frac{2}{3} \ I_{\text{OLCMax}}\text{ (mA)} \times \left(\frac{\text{DC}}{127}\right)\right) \times \left(\frac{\text{BC}}{255}\right)
$$

[Equation](#page-21-1) 3 determines the output sink current for each color group when the dot correction low adjustment range is chosen.

$$
I_{\text{OUT}}\text{ (mA)} = \left(\frac{2}{3} \ I_{\text{OLCMax}}\text{ (mA)} \times \left(\frac{\text{DC}}{127}\right)\right) \times \left(\frac{\text{BC}}{255}\right)
$$

Where:

 I_{OLCMax} = the maximum channel current for each channel determined by R_{IREF}

DC = the decimal dot correction value for the output. This value ranges between 0 and 127.

BC = the decimal brightness control value for the output color group. This value ranges between 0 and 255.

Table 3. Output Current versus DC Data and IOLCMax with Dot Correction High Adjustment Range (BC Data = FFh)

(3)

(2)

www.ti.com SBVS127B –MARCH 2009–REVISED DECEMBER 2009

Table 4. Output Current versus DC Data and IOLCMax with Dot Correction Low Adjustment Range (BC Data = FFh)

Table 5. Output Current versus BC Data and IOLCMax with Dot Correction High Adjustment Range (DC Data = 7Fh)

Table 6. Output Current versus BC Data, DC Data, and IOLCMax with Dot Correction High Adjustment Range

GRAYSCALE (GS) FUNCTION (PWM CONTROL)

The TLC5951 can adjust the brightness of each output channel using a pulse width modulation (PWM) control scheme. The use of 12 bits per channel results in 4096 brightness steps, from 0% up to 100% brightness. The grayscale circuitry is duplicated for each of the three color groups.

The PWM operation for each color group is controlled by a 12-bit GS counter. Three GS counters are implemented to control each of the three color outputs, OUTR0-OUTR7, OUTG0-OUTG7, and OUTB0-OUTB7. Each counter increments on each rising edge of the grayscale reference clock (GSCKR, GSCKG, or GSCKB). The falling edge of XBLNK resets the three counter values to '0'. The grayscale counter values are held at '0' while XBLNK is low, even if the GS clock input is toggled high and low. Pulling XBLNK high enables the GS clock. The first rising edge of a GS clock after XBLNK goes high increments the corresponding grayscale counter by one and switches on all outputs with a non-zero GS value programmed into the GS latch. Each additional rising edge on a GS clock increases the corresponding GS counter by one.

The GS counters keep track of the number of clock pulses from the respective GS clock inputs (GSCKR, GSCKG, and GSCKB). Each output stays on while the counter is less than or equal to the programmed grayscale value. Each output turns off at the rising edge of the GS counter value when the counter is larger than the output grayscale latch value.

[Equation](#page-23-0) 4 calculates each output (OUTRn/Gn/Bn) on-time (t_{OUTON}) :

 t_{OUTON} (ns) = $T_{\text{GSCLKR/G/B}}$ (ns) \times GSn

(4)

Where:

 $T_{GSCKR/G/B}$ = one period of GS clock for the color

GSn = the programmed grayscale value for OUTRn/Gn/Bn (GSn = 0d to 4095d)

When new GS data are latched into the GS data latch with the rising edge on GSLAT during a PWM cycle, the GS data latch registers are immediately updated. This latching can cause the outputs to turn on or off unexpectedly. For proper operation, GS data should only be latched into the IC at the end of a display period when XBLNK is low. [Table](#page-23-1) 7 summarizes the GS data value versus the output on-time duty cycle.

When the IC is powered up, the 288-bit common shift register and GS data latch contain random data. Therefore, GS data must be written to the GS latch before turning the constant-current output on. Additionally, XBLNK should be low when the device is powered up to prevent the outputs from turning on before the proper GS values are programmed into the registers. All constant-current outputs are off when XBLNK is low.

If there are any unconnected outputs (OUTRn, OUTGn, and OUTBn), including LEDs in a failed short or failed open condition, the GS data corresponding to the unconnected output should be set to '0' before turning on the LEDs. Otherwise, the VCC supply current (I_{VCC}) increases while that constant-current output is programmed to be on.

Table 7. Output Duty Cycle and On-Time versus GS Data

www.ti.com SBVS127B –MARCH 2009–REVISED DECEMBER 2009

PWM Counter 12-Bit Mode Without Auto Repeat

(1) The internal blank signal is generated when GSLAT is input for GS data with display timing reset enabled. Also, the signal is generated at 4096th GSCKR/G/B when the auto repeat mode is enabled. XBLNK can be connected to VCC when the display timing reset or auto repeat is enabled.

Figure 41. PWM Operation 1

PWM Counter 8-, 10-, or 12-Bit Mode Without Auto Repeat

Figure 42. PWM Operation 2

Figure 43. PWM Operation 3

[TLC5951](http://focus.ti.com/docs/prod/folders/print/tlc5951.html)

REGISTER AND DATA LATCH CONFIGURATION

The TLC5951 has two data latches to store information: the grayscale (GS) data latch and the DC/BC/FC/UD data latch. The GS data latch can be written as 288-bit data through GSSIN with GSSCK. The DC/BC/FC/UD data latch can be written as data through DCSIN with DCSCK. Also, DC/BC/FC data can be written to the DC/BC/FC/UD data latch through GSSIN with GSSCK. UD data are written to the upper 17 bits of the 216-bit DC/BC/FC/UD shift register at the same time. The data in the DC/BC/FC/UC data latch can be read via GSSOUT with GSSCK. [Figure](#page-26-0) 44 shows the grayscale shift register and data latch configuration.

288-Bit Common Shift Register

The 288-bit common shift register is used to shift data from the GSSIN pin into the TLC5951. The data shifted into this register are used for grayscale data, global brightness control, and dot correction data. The register LSB is connected to GSSIN and the MSB is connected to GSSOUT. On each GSSCK rising edge, the data on GSSIN are shifted into the register LSB and all 288 bits are shifted towards the MSB. The register MSB is always connected to GSSOUT.

The level of GSLAT at the last GSSCK before the GSLAT rising edge determines which latch the data are transferred into. When GSLAT is low at the last GSSCK rising edge, all 288 bits are latched into the grayscale data latch. When GSLAT is high at the last GSSCK rising edge, bits 0-198 are copied to bits 0-198 in the DC/BC/FC/UD data latch and bits 199-215 are copied to bits 199-215 in the 216-bit DC/BC/FC/UD shift register at the GSLAT rising edge. To avoid data from being corrupted, the GSLAT rising edge must be input more than 7 ms after the last DCSCK for a DC/BC/FC/UD data write. When the IC powers on, the 288-bit common shift register contains random data.

Grayscale Data Latch

The grayscale (GS) data latch is 288 bits long. This latch contains the 12-bit PWM grayscale value for each of the TLC5951 constant-current outputs. The PWM grayscale values in this latch set the PWM on-time for each constant-current driver. See [Table](#page-23-1) 7 for the on-time duty of each GS data bit. [Figure](#page-27-0) 45 shows the shift register and latch configuration. Refer to [Figure](#page-12-0) 10 for the timing diagram for writing data into the GS shift register and latch.

Data are latched from the 288-bit common shift register into the GS data latch at the rising edge of the GSLAT pin. The conditions for latching data into this register are described in the 288-Bit [Common](#page-27-1) Shift Register section. When data are latched into the GS data latch, the new data are immediately available on the constant-current outputs. For this reason, data should only be latched when XBLNK is low. If data are latched with XBLNK high, the outputs may turn on or off unexpectedly.

MSB 287		276		47		36	35		24	23		12			LSB	
OUTB7 Bit 11	\cdots	OUTB7 Bit 0	\cdots	OUTR1 Bit 11	\cdots	OUTR1 Bit 0	OUTB0 Bit 11	\cdots	OUTB0 Bit 0	OUTG0 Bit 11	.	OUTGO LOUTRO Bit 0	Bit 11	.	OUTR0 Bit 0	
GS Data for OUTB71		GS Data for OUTR1			GS Data for OUTB0			GS Data for OUTG0			GS Data for OUTR0					

Figure 45. Grayscale Data Latch Configuration

When the IC powers on, the grayscale data latch contains random data. Therefore, grayscale data must be written to the 288-bit common shift register and latched into the GS data latch before turning on the constant-current outputs. XBLNK should be low when powering on the TLC5951 to force all outputs off until the internal registers can be programmed. All constant-current outputs are forced off when XBLNK is low. The data bit assignment is shown in [Table](#page-28-0) 8.

Table 8. Grayscale Data Bit Assignment

DC/BC/FC/UD Shift Register

The 216-bit DC/BC/FC/UD shift register is used to shift data from the DSSIN pin into the TLC5951. The data shifted into this register are used for the dot correction (DC), global brightness control (BC), function control (FC), and user-defined (UD) data latches. Each of these latches is described in the following sections. The register LSB is connected to DCSIN and the MSB is connected to DCSOUT. On each DCSCK rising edge, the data on DCSIN are shifted into the register LSB and all 216 bits are shifted towards the MSB. The register MSB is always connected to DCOUT. When the IC is powered on, the 216-bit DC/BC/FC/UD shift register contains random data.

DC/BC/FC/UD Data Latch

The 216-bit DC/BC/FC/UD data latch contains dot correction (DC) data, global brightness control (BC) data, function control (FC) data, and user-defined (UD) data. Data can be written into this latch from the DC/BC/FC/UD shift register. Furthermore, DC/BC/FC data can be written into this latch from the 288-bit common shift register. At this time, UD data are written to bits 199-215 in the 216-bit DC/BC/FC/UD shift register data latch. When the IC is powered on, the DC/BC/FC/UD data latch contains random data.

MSB			215-199 198-192 191-184 183-176 175-168 167-161 160-154 153-147 146-140							27-21	$20 - 14$	13-7	LSB $6-0$	
User Defined Bits 16-0	FUNC Bits 6-0	BRIGHT Bits 7-0	BRIGHT Bits 7-0 OUTB0-7 OUTG0-7 OUTR0-7	BRIGHT Bits 7-0	$Bits 6-0$ OUTB7	Bits $6-0$ OUTG7	Bits 6-0 OUTR7	I DOTCOR I DOTCOR I DOTCOR I DOTCOR I Bits 6-0 OUTB6	\cdots	Bits $6-0$ OUTR1	Bits $6-0$ OUTB0	Bits 6-0 OUTG0	DOTCOR DOTCOR DOTCOR DOTCOR Bits 6-0 OUTR0	
Jser Defined	Global Brightness Control Function ¹ Control				Dot Correction									

Figure 46. DC/BC/FC/UD Data Latch Configuration

Dot Correction Data Latch

The dot correction (DC) data latch is 168 bits long. The DC data latch consists of bits 0-167 in the DC/BC/FC/UD data latch. This latch contains the 7-bit DC value for each of the TLC5951 constant-current outputs. Each DC value individually adjusts the output current for each constant-current driver. As explained in the Dot [Correction](#page-20-2) (DC) [Function](#page-20-2) section, the DC values are used to adjust the output current from 0% to 66.7% of the maximum value when the dot correction low adjustment range is selected and from 33.3% to 100% of the maximum value when the dot correction high adjustment range is selected. The adjustment range is selected by the range control bits in the function control latch.

[Table](#page-21-2) 3 and [Table](#page-22-0) 4 show how the DC data affect the percentage of the maximum current each output. See [Figure](#page-28-1) 46 for the DC data latch configuration. [Figure](#page-13-0) 11 illustrates the timing diagram for writing data from the GS data path into the shift registers and latches. [Figure](#page-14-0) 12 illustrates the timing diagram for writing data from the DC data path into the shift registers and DC latches. DC data are automatically latched from the DC/BC/FC/UD shift register into the DC data latch with an internal latch signal. The internal latch signal is generated in 3 ms to 7 ms after the last DCSCK rising edge.

When the IC powers on, the DC data latch contains random data. Therefore, DC data must be written into the TLC5951 and latched into the DC data latch before turning on the constant-current outputs. XBLNK should be low when powering on the TLC5951 to force all outputs off until the internal registers can be programmed. All constant-current outputs are forced off when XBLNK is low. The data bit assignment is shown in [Table](#page-29-0) 9.

Table 9. Dot Correction Data Bit Assignment

Global Brightness Control Data Latch

The global brightness control (BC) data latch is 24 bits long. The BC data latch consists of bits 168-191 in the DC/BC/FC/UD data latch.

The data of the BC data latch are used to adjust the constant-current values for eight channel constant-current drivers of each color group. The current can be adjusted from 0% to 100% of each output current adjusted by brightness control with 8-bit resolution. [Table](#page-22-1) 5 describes the percentage of the maximum current for each brightness control data.

When the IC is powered on, the data in the BC data latch are not set to a specific default value. Therefore, brightness control data must be written to the BC latch before turning on the constant-current output. The data bit assignment is shown in [Table](#page-29-1) 10.

Function Control Data Latch

The function control (FC) data latch is 7 bits in length and is used to select the dot correction adjustment range, grayscale counter mode, enabling of the auto display repeat, and display timing reset function. When the IC is powered on, the data in the FC latch are not set to a specific default value. Therefore, function control data must be written to the FC data latch before turning on the constant current output.

Table 11. Data Bit Assignment

Table 12. GS Counter Mode Truth Table

The grayscale data latch bit length is always 288 bits in any grayscale counter mode. All constant-current outputs are forced off at the 256th grayscale clock in the 8-bit mode even if all grayscale data are FFFh. In 10-bit mode, all outputs are forced off at 1024th grayscale clock even if all grayscale data are FFFh.

User-Defined Data Latch

The user-defined (UD) data latch is 17 bits in length and is not used for any device functionality. However, these data can be used for communication between a controller connected to DCSIN and another controller connected to GSSIN. When the IC is powered on, the data in the UD latch are not set to a specific default value.

STATUS INFORMATION DATA (SID)

Status information data (SID) are 288 bits in length and are read-only data. SID consists of the LED open detection (LOD) error, LED short detection (LSD), thermal error flag (TEF), and the data in the DC/BC/FC/UD data latch. The SID are shifted out onto GSSOUT with the GSSCK rising edge after GSLAT is input for a GS data write. These SID are loaded into the 288-bit common shift register after data in the 288-bit common shift register are copied to the data latch.

Figure 47. DC/BC/FC Data Load Assignment

Texas
Instruments

www.ti.com SBVS127B –MARCH 2009–REVISED DECEMBER 2009

Table 14. Data Bit Assignment

CONTINUOUS BASE LOD, LSD, AND TEF

The LOD data are updated at the rising edge of the 33rd GSCKR/G/B pulse after XBLNK goes high; LOD/LSD data are retained until the next 33rd GSCKR/G/B. LOD/LSD data are only checked for outputs that are turned on during the rising edge of the 33rd GSCKR/G/B pulse. A '1' in an LOD bit indicates an open LED or shorted LED to GND condition for the corresponding output. A '0' indicates normal operation. It is possible for LOD/LSD data to show a '0' even if the LED is open when the grayscale data are less than 20h (32d).

The TEF bit indicates that the IC temperature is too high. The TEF flag also indicates that the IC has turned off all drivers to avoid damage by overheating the device. A '1' in the TEF bit means that the IC temperature has exceeded the detect temperature threshold (T_{TEF}) and all outputs are turned off. A '0' in the TEF bit indicates normal operation with normal temperature conditions.

The IC automatically turns the drivers back on when the IC temperature decreases to less than $(T_{\text{TEF}} - T_{\text{HYST}})$. When the IC is powered on, LOD/LSD data do not show correct values. Therefore LOD/LSD data must be read from the 33rd GSCKR/G/B pulse input after XBLNK goes high. [Table](#page-33-0) 15 shows a truth table for LOD/LSD and TEF.

Table 15. LOD/LSD/TEF Truth Table

(1) The internal blank signal is generated when GSLAT is input for GS data with display timing reset enabled. Also, the signal is generated at the 4096th GSCK when auto repeat mode is enabled. XBLNK can be connected to VCC when the display timing reset or auto repeat is enabled.

Figure 48. LED Open Detection (LOD) LED Shorted Detection Data Update Timing

Iexas INSTRUMENTS

THERMAL SHUTDOWN AND THERMAL ERROR FLAG

The thermal shutdown (TSD) function turns off all constant-current outputs on the IC when the junction temperature (T_J) exceeds the threshold (T_{TEF} = +163°C, typ) and sets the thermal error flag (TEF) to '1'. All outputs are latched off when TEF is set to '1' and remain off until the next grayscale cycle after XBLNK goes high and the junction temperature drops below ($T_{TEF} - T_{HYST}$). TEF remains as '1' until GSLAT is input with low temperature. TEF is set to '0' once the junction temperature drops below ($T_{TEF} - T_{HYST}$), but the output does not turn on until the first GSCKR/G/B in the next display period even if TEF is set to '0'.

(1) The following internal signal also works to turn the constant outputs on as same as XBLNK inputting. The internal blank signal is generated when GSLAT is input for GS data with display timing reset enabled. Also, the signal is generated at the 4096th GSCKR/G/B when auto repeat mode is enabled. XBLNK can be connected to VCC when the display timing reset or auto repeat is enabled.

Figure 49. TEF/TSD Timing

NOISE REDUCTION

Large surge currents may flow through the IC and the board on which the device is mounted if all 24 outputs turn on simultaneously at the start of each grayscale cycle. These large current surges could induce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC5951 turns the outputs on in a series delay for each group independently to provide a circuit soft-start feature. The output current sinks are grouped into four groups in each color group. For example, for the RED color output, the first grouped outputs that are turned on/off are OUTR0 and OUTR4. The second grouped outputs that are turned on/off are OUTR1 and OUTR5. The third grouped outputs are OUTR2 and OUTR6 and the fourth grouped outputs are OUTR3 and OUTR7. Each grouped output is turned on and off sequentially with a small delay between groups. However, each color output on and off is controlled by the color grayscale clock.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (March 2009) to Revision A Page

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS
INSTRUMENTS

TAPE DIMENSIONS

TAPE AND REEL INFORMATION

*All dimensions are nominal

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012

*All dimensions are nominal

PowerPAD[™] PLASTIC SMALL-OUTLINE PACKAGE

- This drawing is subject to change without notice. В.
	- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. $C.$
	- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
		-
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
See the additional figure in the Produc E. $\overbrace{}^{}$ Falls within JEDEC MO-153 Variation DDT-1.

PowerPAD is a trademark of Texas Instruments.

DAP (R-PDSO-G38)

PowerPAD[™] PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating
abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Insrtuments.

DAP (R-PDSO-G38) PowerPAD[™] PLASTIC SMALL OUTLINE PACKAGE

NOTES: Α. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. $B₁$
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. $C.$
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments

MECHANICAL DATA

B. This drawing is subject to change without notice.

- QFN (Quad Flatpack No-Lead) Package configuration. С.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Package complies to JEDEC MO-220 variation VJJD-2.

RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

B. The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.

RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD

NOTES:

- All linear dimensions are in millimeters. А.
- This drawing is subject to change without notice. **B.**
- Publication IPC-7351 is recommended for alternate designs. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack D. Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil desian recommendations. Refer to IPC 7525 for stencil desian considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated