

WIDEBAND FIXED-GAIN AMPLIFIER

- •**–**
- •**Wide Bandwidth: 1.8 GHz**
- •**High Slew Rate: 5500 V/µs**
- •**Low Total Input Referred Noise: 2.5 nV/**√**Hz**
- • **Low Distortion**
	- **– HD2: –65 dBc at 70 MHz**
	- **– HD3: –76 dBc at 70 MHz**
	- **– IMD3: –85 dBc at 100 MHz**
	- OIP₃: 34 dBm at 100 MHz
	- **–³: –70 dBc at 300 MHz**
	- **– OIP3: 27 dBm at 300 MHz**
- •
- •

FEATURES APPLICATIONS

- **Fixed Closed-Loop Gain Amplifier Wideband Signal Processing**
	- **¹⁰ V/V (20 dB) Wireless Transceivers**
	- •**IF Amplifier**
	- •**ADC Preamplifier**
	- **DAC Output Buffers**
	- •**Test, Measurement, and Instrumentation**
	- •**Medical and Industrial Imaging**

DESCRIPTION

The THS4303 device is ^a wideband, fixed-gain ampli fier that offers high bandwidth, high slew rate, low noise, and low distortion. This combination of specifications enables analog designers to transcend cur rent performance limitations and process analog sig- **High Output Drive:** [±]**¹⁸⁰ mA** nals at much higher speeds than previously possible **Power Supply Voltage: 3 V or 5 V** with closed-loop, complementary amplifier designs. The devices are offered in ^a 16-pin leadless package and incorporate ^a power-down mode for quiescent power savings.

SMALL SIGNAL FREQUENCY RESPONSE

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Æ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The THS4303 device may incorporate ^a PowerPAD™ on the underside of the chip. This acts as ^a heatsink and must be connected to ^a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which can permanently damage the device. See TI technical brief SLMA002 and SLMA004 for more information about utilizing the PowerPAD thermally enhanced package.

(3) The absolute maximum temperature under any condition is limited by the constraints of the silicon process.

RECOMMENDED OPERATING CONDITIONS(1)

(1) This data was taken using 2 oz. trace and copper pad that is soldered directly to ^a 3 in. ^x 3 in. PCB. For further information, refer to Application Information section of this data sheet.

PACKAGE DISSIPATION RATINGS

(1) Power rating is determined with ^a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long term reliability.

AVAILABLE OPTIONS

(1) Packages are available taped and reeled. The R suffix standard quantity is 3000. The T suffix standard quantity is 250.

INTERNAL FIXED RESISTOR VALUES

⁽²⁾ This data was taken using 2 oz. trace and copper pad that is soldered directly to ^a 3 in. ^x 3 in. PCB. For further information, refer to Application Information section of this data sheet.

ELECTRICAL CHARACTERISTICS

THS4303 (Gain = +10 V/V) Specifications: $V_s = 5$ V, R_L = 100 Ω, (unless otherwise noted)

ELECTRICAL CHARACTERISTICS (continued)

THS4303 (Gain = +10 V/V) Specifications: $V_S = 5$ V, $R_L = 100 \Omega$, (unless otherwise noted)

SCHEMATIC DIAGRAM

TYPICAL CHARACTERISTICS

TABLE OF GRAPHS (5 V)

TABLE OF GRAPHS (3 V)

TYPICAL THS4303 CHARACTERISTICS (5 V)

TYPICAL THS4303 CHARACTERISTICS (5 V) (continued)

TYPICAL THS4303 CHARACTERISTICS (5 V) (continued)

TYPICAL THS4303 CHARACTERISTICS (5 V) (continued)

TYPICAL THS4303 CHARACTERISTICS (3 V)

TYPICAL THS4303 CHARACTERISTICS (3 V) (continued)

www.ti.com

W TEXAS
INSTRUMENTS

₩

Figure 41. Figure 42.

APPLICATION INFORMATION

HIGH-SPEED OPERATIONAL AMPLIFIERS

The THS4303 fixed gain operational amplifier set new performance levels, combining low distortion, high slew rates, low noise, and ^a gain bandwidth in excess of 1.8 GHz. To achieve the full performance of the amplifier, careful attention must be paid to p rinted-circuit board layout and component selection.

In addition, the devices provide ^a power-down mode with the ability to save power when the amplifier is inactive.

APPLICATIONS SECTION CONTENTS

- •Wideband, Noninverting Operation
- Single Supply Operation
- Saving Power With Power-Down Functionality
- •Driving an ADC With the THS4303
- •Driving Capacitive Loads
- • Power Supply Decoupling Techniques and Recommendations
- Board Layout
- Printed-Circuit Board Layout Techniques for Optimal Performance
- •PowerPAD Design Considerations
- •PowerPAD PCB Layout Considerations
- •Thermal Analysis
- Design Tools
- Evaluation Fixtures and Application Support Infor- **Figure 43. Wideband, Noninverting**
- •Additional Reference Material
- •Mechanical Package Drawings

WIDEBAND, NONINVERTING OPERATION

The THS4303 is ^a fixed gain voltage feedback operational amplifier, with power-down capability, designed to operate from ^a single 3-V to 5-V power supply.

Figure 43 is the noninverting gain configuration used to demonstrate the typical performance curves. Most of the curves were characterized using signal sources with 50- $Ω$ source impedance, and with measurement equipment presenting a 50- Ω load impedance. In Figure 43, the 49.9- Ω shunt resistor at the V_{IN} terminal matches the source impedance of the test generator. The 50-Ω series resistor at the V_O terminal in addition to the 50-Ω load impedance of the test

equipment, provides a 100-Ω load. The total 100- Ω load at the output, combined with the $500-Ω$ total feedback network load, presents the THS4303 with an effective output load of 83 Ω for the circuit of Figure 43.

INTERNAL FIXED RESISTOR VALUES

FB = Ferrite Bead

Gain Configuration

SINGLE SUPPLY OPERATION

The THS4303 is designed to operate from ^a single 3-V to 5-V power supply. When operating from ^a single power supply, care must be taken to ensure the input signal and amplifier are biased appropriately to allow for the maximum output voltage swing. The The time delays associated with turning the device on configure an amplifier in a manner conducive for

SAVING POWER WITH POWER-DOWN FUNCTIONALITY

The THS4303 features ^a power-down pin (PD) which lowers the quiescent current from 34 mA down to 1 mA, ideal for reducing system power.

The power-down pin of the amplifier defaults to the positive supply voltage in the absence of an applied voltage, putting the amplifier in the power-on mode of operation. To turn off the amplifier in an effort to conserve power, the power-down pin can be driven towards the negative rail. The threshold voltages for power-on and power-down are relative to the supply rails and given in the specification tables. Above the Enable Threshold Voltage, the device is on. Below the Disable Threshold Voltage, the device is off. Behavior in between these threshold voltages is not specified.

Note that this power-down functionality is just that; the amplifier consumes less power in power-down mode. The power-down mode is not intended to provide ^a high- impedance output. In other words, the power-down functionality is not intended to allow use as ^a 3-state bus driver. When in power-down mode,

SLOS421B–NOVEMBER 2003–REVISED JANUARY 2005

the impedance looking back into the output of the amplifier is dominated by the feedback and gain setting resistors, but the output impedance of the device itself varies depending on the voltage applied to the outputs.

circuits shown in Figure 44 demonstrate methods to and off are specified as the time it takes for the single supply operation. The time delays are on the order of microseconds because the amplifier moves in and out of the linear mode of operation in these transitions.

APPLICATION CIRCUITS

DRIVING AN ANALOG-TO-DIGITAL CONVERTER WITH THE THS4303

The THS4303 amplifier can be used to drive high-performance analog-to-digital converters. Two example circuits are presented below.

The first circuit uses a wideband transformer to convert ^a single-ended input signal into ^a differential signal. The amplified signal from the output of the THS4303 is fed through ^a low-pass filter, via an isolation resistor and an ac-coupling capacitor, to the transformer.

For applications without signal content at dc, this **Figure** method of driving ADCs is very useful. Where dc **44. DC-Coupled Single Supply Operation** information content is required, the THS4500 family of fully differential amplifiers may be applicable.

Figure 45. Driving an ADC Via ^a Transformer

The second circuit depicts single-ended ADC drive. sponse flatness, pulse response fidelity, or distortion, While not recommended for optimum performance the simplest and most effective solution is to isolate using converters with differential inputs, satisfactory the capacitive load from the feedback loop by inperformance can sometimes be achieved with single- serting ^a series isolation resistor between the ampliended input drive. An example circuit is shown here fier output and the capacitive load. for reference.

Figure 46. Driving an ADC With ^a Single-Ended Input

NOTE:

For best performance, high-speed ADCs should
be driven differentially. be driven differentially. of devices for more information.

DRIVING CAPACITIVE LOADS

load conditions for an op amp is capacitive loading.
Often, the capacitive load is the input of an A/D Often, the capacitive load is the input of an A/D 1. Place decoupling capacitors as close to the converter, including additional external capacitance, converter, including additional external capacitance, bower supply inputs as possible, with the goal of which may be recommended to improve A/D linearity. which may be recommended to improve A/D linearity.
High-speed amplifiers like the THS4303 can be very around to the power supply. Inductance in series High-speed amplifiers like the THS4303 can be very derigound to the power supply. Inductance in series
susceptible to decreased stability and closed-loop with the bypass capacitors will degrade performsusceptible to decreased stability and closed-loop with the bypass capacitors will degrade perform-

response peaking when a capacitive load is placed ance Note that a narrow lead or trace has about directly on the output pin. When the amplifier's 0.8 nH of inductance for every millimeter of open-loop output resistance is considered, this capacitive load introduces an additional pole in the has between 0.3 and 0.8 nH depending on length
signal path that can decrease the phase margin. and diameter. For these reasons, it is recsignal path that can decrease the phase margin.
When the primary considerations are frequency re-
ommended to use a power supply trace about the

The Typical Characteristics show the recommended isolation resistor vs capacitive load and the resulting frequency response at the load. Parasitic capacitive loads greater than 2 pF can begin to degrade the performance of the THS4303. Long PC board traces, unmatched cables, and connections to multiple devices can easily cause this value to be exceeded. Always consider this effect carefully, and add the recommended series resistor as close as possible to the THS4303 output pin (see Board Layout Guidelines).

The criterion for setting this $R_{(ISO)}$ resistor is a maximum bandwidth, flat frequency response at the load.

Figure 47. Driving Capacitive Loads

POWER SUPPLY DECOUPLING TECHNIQUES See the THS4500 family **AND RECOMMENDATIONS**

Power supply decoupling is ^a critical aspect of any high-performance amplifier design process. Careful decoupling provides higher quality ac performance (most notably improved distortion performance). The One of the most demanding, and yet very common, following guidelines ensure the highest level of per-
load conditions for an op amp is capacitive loading formance.

> ance. Note that a narrow lead or trace has about length. Each printed-circuit board (PCB) via also ommended to use a power supply trace about the width of the package for each power supply lead

to the caps, and 3 or more vias to connect the power plane from the remainder of the bypass caps to the ground plane. The same state of the ground plane.

- 2. Placement priority should put the smallest valued 2. By removing the 30.1-Ω resistor and ferrite bead, capacitors closest to the device.

the frequency response characteristic above 400
- 3. Solid power planes can lead to PCB resonances when they are not properly terminated to the stortion, and transient response remain optimal. imeter of the power plane by high frequency pF, depending on the frequencies to be sup- quency decoupling capacitor (47 pF). pressed, with numerous vias for each.
- 4. Using 0402 or smaller component sizes is recommended. An approximate expression for the resonate frequencies associated with ^a length of one of the power plane dimensions is given in equation (1). Note that a power plane of arbitrary Achieving optimum performance with a high freshape can have ^a number of resonant frequencies. A power plane without distributed capacitors and with active parts near the center of the plane usually has *n* even (\geq 2) due to the half wave resonant nature of the plane.

$$
\text{frequency}_{\text{res}} \approx \frac{n \times (44\,\text{GHz} \text{ mm})}{\ell}
$$

where:

 $frequency_{res}$ = the approximate power plane resonant frequencies in GHz

 ℓ = the length of the power plane dimensions in millimeters

- $n =$ an integer (n > 1) related to the mode of the oscillation
- For guidance on capacitor spacing over the area of the ground plane, specify the lowest resonant frequency to be tolerated, then solve for in equation (1) above, with $n = 2$. Use this length for the capacitor spacing. It is recommended that ^a power plane, if used, be either small enough, or decoupled as described, so that there are no resonances in the frequency range of interest. An alternative is to use a ferrite bead outside of the opamp high frequency bypass caps to decouple the amplifier, and mid and high frequency bypass capacitors, from the power plane. When ^a trace is used to deliver power, its self-resonance is given approximately by equation (1), substituting the trace length for power plane dimension.
- 1. Bypass capacitors, since they have ^a self-inductance, resonate with each other. To achieve optimum transfer characteristics through 2 GHz, it is recommended that the bypass arrangement employed in the prototype board be used. The $30.1-\Omega$ resistor in series with the 0.1-µF capacitor reduces the Q of the resonance of the lumped parallel elements including the 0.1-µF and 47-pF capacitors, and the power supply input of the amplifier. The ferrite bead isolates the low frequency 22-µF capacitor and

SLOS421B–NOVEMBER 2003–REVISED JANUARY 2005

- the frequency response characteristic above 400 MHz may be modified. However, bandwidth, dis-
- ground plane over the area and along the per-
imeter of the power plane by high frequency ling include a bulk decoupling capacitor (22 μ F), capacitors. Doing so assures that there are no a ferrite bead with a high self-resonant frequency, power plane resonances in the needed frequency a mid-range decoupling capacitor (0.1 μ F) in range. Values used are in the range of 2 p F - 50 series with a 30.1- Ω resistor, and a high freseries with a 30.1- Ω resistor, and a high fre-

BOARD LAYOUT

Printed-Circuit Board Layout Techniques for Optimal Performance

quency amplifier like the THS4303 requires careful attention to board layout parasitics and external component types.

Recommendations that optimize performance include:

- 1. **Minimize parasitic capacitance to any ac ground for all of the signal I/O pins.** However, if using ^a transmission line at the I/O, then place the matching resistor as close to the part as possible. Except for when transmission lines are used, parasitic capacitance on the output and the noninverting input pins can react with the load and source impedances to cause unintentional band limiting. To reduce unwanted capacitance, ^a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground planes and power planes (if used) should be unbroken elsewhere on the board, and terminated as described in the Power Supply Decoupling section.
- 2. **Minimize the distance (< 0.25") from the power supply pins to high frequency 0.1-µF decoupling capacitors.** At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Note that each millimeter of ^a line, that is narrow relative to its length, has ~ 0.8 nH of inductance. The power supply connections should always be decoupled with the recommended capacitors. If not properly decoupled, distortion performance is degraded. Larger (6.8-µF to 22-µF) decoupling capacitors, effective at lower frequency, should also be used on the main supply lines, preferably decoupled from the amplifier and mid and high frequency capacitors by ^a ferrite bead. Reference the Power Supply Decoupling Techniques section. The larger caps may be placed somewhat farther from the device

and may be shared among several devices in the destination device: this total effective impedance same area of the PC board. A very low induct- should be set to match the trace impedance. If ance path should be used to connect the in- the 6 dB attenuation of ^a doubly terminated verting pin of the amplifier to ground. A minimum transmission line is unacceptable, ^a long trace of 5 vias as close to the part as possible is can be series-terminated at the source end only. recommended. Treat the trace as ^a capacitive load in this case

- 3. **Careful selection and placement of external components preserves the high frequency performance of the THS4303.** Resistors should between the signal integrity as well as a be ^a very low reactance type. Surface-mount resistors work best and allow ^a tighter overall layout. Axially-leaded parts do not provide good high frequency performance, since they have \sim 0.8 nH of inductance for every mm of current path length. Again, keep PC board trace length as short as possible. Never use wirewound type resistors in ^a high frequency application. Since the output pin and inverting input pin are the most sensitive to parasitic capacitance, always position the terminating resistors, if any, as close as possible to the noninverting and output pins. Even with a low parasitic capacitance shunting but the trace length be kept short enough to avoid the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal-film or surface-mount resistors have approximately 0.2 pF in shunt with the resistor.
- 4. **Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines.** For short connections, consider the trace and the input to the next device as ^a lumped capacitive load. Relatively wide traces (50 mils to 100 mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set R_{ISO} from the plot of recommended R_{ISO} vs Capacitive Load. Low parasitic capacitive loads (<4 pF) may not need an R_{ISO} since the THS4303 is nominally compensated to operate with ^a 2 pF parasitic load. Higher parasitic capacitive loads without an $R_{\rm ISO}$ are allowed as the signal gain increases trace is required, and the 6 dB signal loss techniques (consult an ECL design handbook for matching series resistor into the trace from the good thermal path away from the thermal pad. output of the THS4303 is used as well as ^a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the

and set the series resistor value as shown in the plot of R_{ISO} vs Capacitive Load. This does not doubly-terminated line. If the input impedance of the destination device is low, there is some signal attenuation due to the voltage divider formed by the series output into the terminating impedance. A 50-Ω environment is normally not necessary on board as long as the lead lengths are short, and in fact, ^a higher impedance environment improves distortion as shown in the distortion versus load plots. Uncontrolled impedance traces without double termination results in reflections at each end, and hence, produces PCB resonances. It is recommended that if this approach is used, resonances in the band of interest. For guidance on useful lengths, use equation (1) given in the Power Supply Decoupling Techniques section for approximate resonance frequencies verses trace length. This relation provides an upper bound on the resonant frequency, because additional capacitive coupling to the trace from other leads or the ground plane causes extra distributed loading and slows the signal propagation along the trace.

5. **Socketing ^a high-speed part like the THS4303 is not recommended.** The additional lead length inductance and pin-to-pin capacitance introduced by the socket creates an extremely troublesome parasitic network, which can make it almost impossible to achieve ^a smooth, stable frequency response. Best results are obtained by soldering the THS4303 onto the board.

PowerPAD™ DESIGN CONSIDERATIONS

(increasing the unloaded phase margin). If ^a long The THS4303 is available in ^a thermally-enhanced intrinsic to a doubly-terminated transmission line constructed using a downset leadframe upon which
is acceptable, implement a matched impedance but the die is mounted [see Figure 48(a) and Fig-is acceptable, implement a matched impedance but the die is mounted [see [Figure](#page-18-0) 48(a) and Fig-
transmission line using microstrip or stripline but ure 48(b)]. This arrangement results in the lead frame transmission line using microstrip or stripline ure [48](#page-18-0)(b)]. This arrangement results in the lead frame
techniques (consult an ECL design handbook for being exposed as a thermal pad on the underside of microstrip and stripline layout techniques). With a the package [see [Figure](#page-18-0) 48(c)]. Because this thermal characteristic board trace impedance defined pad has direct thermal contact with the die, excellent pad has direct thermal contact with the die, excellent based on board material and trace dimensions, ^a thermal performance can be achieved by providing ^a

> The PowerPAD package allows both assembly and thermal management in one manufacturing operation.

During the surface-mount solder operation (when the area. They help dissipate the heat generated by leads are being soldered), the thermal pad can also the IC. These additional vias may be larger than be soldered to a copper area underneath the pack-
the 13-mil diameter vias directly under the therage. Through the use of thermal paths within this mal pad. They can be larger because they are copper area, heat can be conducted away from the not in the thermal pad area to be soldered, so package into either a ground plane or other heat that wicking is not a problem. dissipating device.

The PowerPAD package represents ^a breakthrough 5. When connecting these holes to the ground in combining the small area and ease of assembly of plane, **do not** use the typical web or spoke via surface mount with the heretofore awkward mechan-

ical methods of heatsinking.

ical methods of heatsinking.

is a high thermal resistance connection that is

Figure 48. Views of Thermally Enhanced Package

Although there are many ways to properly heatsink
the PowerPAD package, the following steps illustrate with its five boles exposed. The bottom-side the recommended approach.

Figure 49. PowerPAD PCB Etch and Via Pattern

PowerPAD PCB LAYOUT CONSIDERATIONS

- 1. Prepare the PCB with ^a top side etch pattern as shown in Figure 49. There should be etch for the leads as well as etch for the thermal pad.
-
- 3. Additional vias may be placed anywhere along proper package. the thermal plane outside of the thermal pad

- 4. Connect all holes to the internal ground plane.
- a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This resistance makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the IC PowerPAD package should make their connection to the internal ground plane, with ^a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terwith its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in ^a part that is properly installed.

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class AB), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to ^a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and 2. Place five holes in the area of the thermal pad. copper area is placed around the device,Θ $_{JA}$ de-
They holes should be 13 mils in diameter. Keep creases and the heat dissipation capability increases. They holes should be 13 mils in diameter. Keep creases and the heat dissipation capability increases.

them small so that solder wicking through the For a single package, the sum of the RMS output them small so that solder wicking through the For a single package, the sum of the RMS output holes is not a problem during reflow. currents and voltages should be used to choose the

THERMAL ANALYSIS

The THS4303 device does not incorporate automatic and maximum power is difficult to quantify because the the the
thermal shutoff protection, so the designer must take a signal pattern is inconsistent, but an estimate of th thermal shutoff protection, so the designer must take signal pattern is inconsistent, but an estimate of the care to ensure that the design does not violate the RMS power dissipation can provide visibility into a care to ensure that the design does not violate the RMS power dissipation into a provide visible problem. absolute maximum junction temperature of the device. Failure may result if the absolute maximum junction temperature of 150° C is exceeded.

The thermal characteristics of the device are dictated by the package and the PC board. For a given Θ_{JA} , maximum power dissipation for a package can be calculated using the following formula.

$$
P_{Dmax} = \frac{T_{max} - T_A}{\theta_{JA}}
$$

where:

 P_{Dmax} is the maximum power dissipation in the amplifier (W). T_{max} is the absolute maximum junction temperature (°C). T_A is the ambient temperature (°C).

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 $\hat{\theta}_{JC}$ is the thermal coefficient from the silicon junctions to the case (°C/W).

 θ_{CA} is the thermal coefficient from the case to ambient air $(^{\circ}C/W)$.

The THS4303 is offered in ^a 16-pin leadless MSOP with PowerPAD. The thermal coefficient for the MSOP PowerPAD package is substantially improved over the traditional packages. Maximum power dissipation levels are depicted in the graph below. The data for the RGT package assumes ^a board layout that follows the PowerPAD layout guidelines referenced above and detailed in the PowerPAD application notes in the Additional Reference Material section at the end of the data sheet.

Figure 50. Maximum Power Dissipation vs Ambient Temperature

When determining whether or not the device satisfies the maximum power dissipation requirement, it is

important to consider not only quiescent power dissipation, but also dynamic power dissipation. Often

DESIGN TOOLS

Evaluation Fixtures and Application Support Information

Texas Instruments is committed to providing its customers with the highest quality of applications support. To support this goal, an evaluation board has been developed for the THS4303 operational amplifier. The evaluation board is available and easy to use allowing for straight-forward evaluation of the device. These evaluation board can be obtained by ordering through the Texas Instruments web site, www.ti.com, or through your local Texas Instruments Sales Representative. A schematic for the evaluation board is shown in [Figure](#page-20-0) 51 with their default component values. Unpopulated footprints are shown to provide insight into design flexibility

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can have ^a major effect on circuit performance. A SPICE model for the THS4303 device is available through the Texas [Instruments](http://www.ti.com/) web site at www.ti.com. The Product Information Center (PIC) is also available for design assistance and detailed product information. These models do ^a good job of predicting small-signal ac and transient performance under ^a wide variety of operating conditions. They are not intended to model the distortion characteristics of the amplifier, nor do they attempt to distinguish between the package types in their small-signal ac performance. Detailed information about what is and is not modeled is contained in the model file itself.

Figure 51. Typical THS4303 EVM Circuit Configuration

(Ground Layers 2 and 3) (Bottom Layer)

(Top Layer and Silkscreen Layer)

Figure 53. THS4303EVM Board Layout Figure 54. THS4303EVM Board Layout

TEXAS Instruments **www.ti.com**

BILL OF MATERIALS

THS4303RGT EVM

(1) The manufacturer's part numbers are used for test purposes only.

ADDITIONAL REFERENCE MATERIAL

- PowerPAD Made Easy, application brief (SLMA004)
- •PowerPAD Thermally Enhanced Package, technical brief (SLMA002)

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input and output voltage ranges as specified in the table provided below.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact ^a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the product data sheet or EVM user's guide (if user's guide is available) prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact ^a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 30°C. The EVM is designed to operate properly with certain components above 50°C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the material provided. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265

www.ti.com 24-Jan-2013

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

*All dimensions are nominal

MECHANICAL DATA

- Β. This drawing is subject to change without notice.
- Quad Flatpack, No-leads (QFN) package configuration. C.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.

RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

- NOTES: A. All linear dimensions are in millimeters.
	- This drawing is subject to change without notice. **B.**
	- C. Publication IPC-7351 is recommended for alternate designs.
	- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, D. QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
	- F_{\star} Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Texas Instruments](http://www.mouser.com/Texas-Instruments): [THS4303EVM](http://www.mouser.com/access/?pn=THS4303EVM)