

# T6A39


## COLUMN DRIVER FOR A DOT MATRIX LCD

The T6A39 is an 80-channel-output column driver for an STN dot matrix LCD.

The T6A39 features a 28-V LCD drive voltage and a 4-MHz maximum operating frequency. The T6A39 is able to drive LCD panels with a duty ratio of up to 1/240. It is recommended for use with the T6A40.

### FEATURES


- Display duty application : to 1/240
- LCD drive signal : 80
- Data transfer : 1, 2, 4-bit bidirectional
- Operating frequency : 4 MHz
- LCD drive voltage : 8 to 28V (max 30V)
- Power supply voltage : 4.5 to 5.5V
- Operating temperature : -20 to 75°C
- LCD drive output resistance : 1.5kΩ (max) (12.8V, 1/9 bias)
- Low power consumption : Cascade connection and auto enable transfer functions are available.



QFP100-P-1420-0.65A

Weight : 1.60g (typ.)


### BLOCK DIAGRAM



961001EBA2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

PIN ASSIGNMENT



**PIN FUNCTIONS**

PIN NAME	I/O	FUNCTIONS	LEVEL																			
O1 to O80	Output	Output for LCD drive signal	V <sub>DD</sub> to V5																			
DI1 to DI4	Input	Input for shift data	V <sub>DD</sub> to V <sub>SS</sub>																			
SCP	Input	(Shift Clock Pulse) Input for shift clock pulse																				
FR	Input	(Frame) Input for frame signal																				
LP	Input	(Latch Pulse) Input for shift clock pulse																				
DUAL	Input	(Dual Mode) Terminal for dual input mode or single input mode select																				
DIR	Input	(Direction) Input for data flow direction select																				
DF1, DF2	Input	(Data Format) Input for selection data format (1-bit, 2-bit, 4-bit)																				
EIO1, EIO2	I/O	Input/output for ENABLE signal <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>DUAL</th> <th>DIR</th> <th>EIO2</th> <th>EIO1</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>OUT</td> <td>IN</td> </tr> <tr> <td>L</td> <td>H</td> <td>IN</td> <td>OUT</td> </tr> <tr> <td>H</td> <td>L</td> <td>OUT</td> <td>IN</td> </tr> <tr> <td>H</td> <td>H</td> <td>OUT</td> <td>IN</td> </tr> </tbody> </table>		DUAL	DIR	EIO2	EIO1	L	L	OUT	IN	L	H	IN	OUT	H	L	OUT	IN	H	H	OUT
DUAL	DIR	EIO2	EIO1																			
L	L	OUT	IN																			
L	H	IN	OUT																			
H	L	OUT	IN																			
H	H	OUT	IN																			
V <sub>DD</sub>	—	Power supply for internal logic (+5V)	—																			
V <sub>SS</sub>	—	Power supply for internal logic (0V)																				
V2	—	Power supply for LCD drive circuit																				
V3	—	Power supply for LCD drive circuit																				
V5	—	Power supply for LCD drive circuit																				


**RELATION BETWEEN FR, DATA INPUT AND OUTPUT LEVEL**

FR	DATA INPUT (DI1 to DI4)	OUTPUT LEVEL
L	L	V2
L	H	V <sub>DD</sub>
H	L	V3
H	H	V5



TIMING DIAGRAM

DIR = L



ABSOLUTE MAXIMUM RATINGS

(Ensure that the following conditions are maintained,  $V_{CC} \geq V_0 \geq V_2 \geq V_3 \geq V_5 \geq V_{SS}$ ,  $V_{SS} = 0V$ )

ITEM	SYMBOL	PIN NAME	RATING	UNIT
Supply Voltage 1	$V_{DD}$	$V_{DD}$	- 0.3 to 7.0	V
Supply Voltage 2	$V_2$	$V_2$	$V_{DD} - 30$ to $V_{DD} + 0.3$	V
Supply Voltage 3	$V_3$	$V_3$	$V_{DD} - 30$ to $V_{DD} + 0.3$	V
Supply Voltage 4	$V_5$	$V_5$	$V_{DD} - 30$ to $V_{DD} + 0.3$	V
Input Voltage	$V_{IN}$	(*1)	- 0.3 to $V_{DD} + 0.3$	V
Operating Temperature	$T_{opr}$	—	- 20 to 75	°C
Storage Temperature	$T_{stg}$	—	- 55 to 125	°C

(\*1) SCP, FR, LP, DIR, DF1, DF2, DUAL, DI1 to DI4

**ELECTRICAL CHARACTERISTICS**

**DC CHARACTERISTICS**

TEST CONDITIONS ( Unless otherwise noted,  $V_{SS} = 0V$ ,  $V_{DD} = 4.5$  to  $5.5V$ ,  $V_5 = (V_{DD} - 23) V \pm 10\%$ ,  $T_a = -20$  to  $75^\circ C$  )

ITEM	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT	PIN NAME	
Supply Voltage 1	—	—	—	4.5	5.0	5.5	V	$V_{DD}$	
Supply Voltage 2	V5	—	—	$V_{DD} - 28$	$V_{DD} - 23$	$V_{DD} - 8.0$	V	V5	
Input Voltage	H Level	$V_{IH}$	$T_{opr} = -10$ to $75^\circ C$ (*2)	$V_{DD} - 0.8$ (*3)	—	$V_{DD}$	V	SCP, FR, LP, DIR, EIO1, EIO2, DI1 to DI4, DF1, DF2, DUAL	
	L Level	$V_{IL}$							$T_{opr} = -10$ to $75^\circ C$ (*2)
Output Voltage	H Level	$V_{OH}$	—	$V_{DD} - 0.3$	—	$V_{DD}$	V	EIO1, EIO2	
	L Level	$V_{OL}$	—	0	—	0.3			
Output Resistance (1)	H Level	$R_{OH}$	$V_{OUT} = V_{DD} - 0.5V$	—	—	1.0	k $\Omega$	EIO1, EIO2	
	L Level	$R_{OL}$	$V_{OUT} = V_{SS} + 0.5V$	—	—	1.0			
Output Resistance (2)	H Level	$R_{OH}$	$V_{OUT} = V_{DD} - 0.5V$ (*5)	—	—	1.5	k $\Omega$	O1 to O80	
	M Level	$R_{OM}$	$V_{OUT} = V_2 \pm 0.5V$ (*5)	—	—	1.5			
		$R_{OM}$	$V_{OUT} = V_3 \pm 0.5V$ (*5)	—	—	1.5			
	L Level	$R_{OL}$	$V_{OUT} = V_5 + 0.5V$ (*5)	—	—	1.5			
Current Consumption (1) (*5)	$I_{SS}$	—	$V_{DD} = 5.5V$ $V_5 = -22.5V$ $f_{FR} = 35Hz$ $f_{SCP} = 2.5MHz$ O1 to O80 : No Load (*7)	Input Data: every bit inverted	—	1050	1400	$\mu A$	$V_{SS}$
					Input Data: low	—	770		
Current Consumption (2) (*6)	$I_{SS}$	—	As mentioned above (*7)	Input Data: every bit inverted	—	260	350	$\mu A$	$V_{SS}$

(\*2)  $R_L = 3k\Omega$ ,  $C_L = 500pF$

(\*3)  $V_{DD} - 0.7$  ( $T_{opr} = -20$  to  $-10^\circ C$ )


(\*4) 0.7 ( $T_{opr} = -20$  to  $-10^\circ C$ )

(\*5) Internal data receiver operating

(\*6) Internal data receiver sleeping

(\*7)  $V_{DD} = 5.0V$ ,  $V_5 = -7.8V$ ,  $V_2 = V_{DD} - 2/9 (V_{DD} - V_5)$ ,  $V_3 = V_{DD} - 7/9 (V_{DD} - V_5)$

AC CHARACTERISTICS




TEST CONDITIONS ( $V_{SS} = 0V$ ,  $V_{DD} = 4.5$  to  $5.5V$ ,  $V_0 = V_{DD}$ ,  $V_5 = (V_{DD} - 23) V \pm 10\%$ ,  $T_a = -20$  to  $75^\circ C$ )

ITEM	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Operating Frequency	$t_{SCP}$	—	—	4.0	MHz
SCP Pulse Width	$t_{CWH}$	—	95	—	ns
SCP Pulse Width	$t_{CWL}$	—	95	—	
Data Set-up Time	$t_{DSU}$	—	20	—	
Data Hold Time	$t_{DHD}$	—	40	—	
SCP Rise / Fall Time	$t_r, t_f$	—	—	30	
LP Set-up Time	$t_{LRP}$	—	20	—	
LP Hold Time	$t_{LFP}$	—	40	—	
LP Pulse Width	$t_{LW}$	—	40	—	
SCP-Rise-to-LP-Rise Time	$t_{SL}$	—	10	—	
LP-Fall-to-SCP-Fall Time	$t_{LS}$	—	10	—	
EIO IN Set-up Time	$t_{EIRP}$	—	20	—	
EIO IN Hold Time	$t_{EIFP}$	—	40	—	
EIO IN Pulse Width	$t_{EIW}$	—	40	—	
SCP-Rise-to-EIO-Rise Time	$t_{SE}$	(*8)	10	—	
EIO-Fall-to-SCP-Fall Time	$t_{ES}$	(*8)	10	—	
EIO OUT Data Delay Time	$t_{EOD}$	—	—	100	
EIO OUT Hold Time	$t_{EOH}$	—	—	95	

(\*8)  $C_L = 10pF$

PACKAGE DIMENSIONS  
QFP100-P-1420-0.65A

Unit: mm



Weight : 1.60g (typ.)