

Galvanically isolated 4 A single gate driver


SO-8

Features

- High voltage rail up to 1700 V
- Driver current capability: 4 A sink/source @25°C
- dV/dt transient immunity ± 100 V/ns in full temperature range
- Overall input-output propagation delay: 75 ns
- Separate sink and source option for easy gate driving configuration
- 4 A Miller CLAMP dedicated pin option
- UVLO function
- Gate driving voltage up to 26 V
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Temperature shut-down protection
- Standby function
- Narrow body SO8
- UL 1577 recognized

Application

- Motor driver for home appliances, factory automation, industrial drives and fans.
- 600/1200 V inverters
- Battery chargers
- Induction heating
- Welding
- UPS
- Power supply units
- DC-DC converters
- Power Factor Correction

Description

The **STGAP2S** is a single gate driver which provides galvanic isolation between the gate driving channel and the low voltage control and interface circuitry.

The gate driver is characterized by 4 A capability and rail-to-rail outputs, making the device also suitable for mid and high power applications such as power conversion and motor driver inverters in industrial applications. The device is available in two different configurations. The configuration with separated output pins allows to independently optimize turn-on and turn-off by using dedicated gate resistors. The configuration featuring single output pin and Miller CLAMP function prevents gate spikes during fast commutations in half-bridge topologies. Both configurations provide high flexibility and bill of material reduction for external components.

The device integrates UVLO and thermal shutdown protection functions to facilitate the design of highly reliable systems. Dual input pins allow the selection of signal polarity control and implementation of HW interlocking protection to avoid cross-conduction in case of controller malfunction. The input to output propagation delay is less than 75 ns, which delivers high PWM control accuracy. A standby mode is available to reduce idle power consumption.

Product status link

[STGAP2S](#)

Product label



1 Block diagram

Figure 1. Block diagram - separated outputs option





Figure 2. Block diagram - single output and Miller clamp option



2 Pin description and connection diagram

Figure 3. Pin connection (top view), separated outputs option




Figure 4. Pin connection (top view), single output and Miller clamp option




Table 1. Pin description

Pin no.		Pin name	Type	Function
Figure 3	Figure 4			
1	1	VDD	Power supply	Driver logic supply voltage.
2	2	IN+	Logic input	Driver logic input, active high.
3	3	IN-	Logic input	Driver logic input, active low
4	4	GND	Power supply	Driver logic ground.
5	5	VH	Power supply	Gate driving positive voltage supply.
-	6	GOUT	Analog output	Sink/source output.
-	7	CLAMP	Analog output	Active Miller clamp.
6	-	GON	Analog output	Source output.
7	-	GOFF	Analog output	Sink output.
8	8	GNDISO	Power supply	Gate driving Isolated ground.

3 Electrical data

3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Test condition	Min.	Max.	Unit
VDD	Logic supply voltage vs. GND	-	-0.3	6.5	V
V _{LOGIC}	Logic pins voltage vs. GND	-	-0.3	6.5	V
VH	Positive supply voltage (VH vs. GNDISO)	-	-0.3	28	V
V _{OUT}	Voltage on gate driver outputs (GON, GOFF, CLAMP vs. GNDISO)	-	-0.3	VH +0.3	V
V _{ISO-OP}	Input to output isolation voltage (GND vs. GNDISO)	DC or peak	-1700	+1700	V
T _J	Junction temperature	-	-40	150	°C
T _S	Storage temperature	-	-50	150	°C
P _{Din}	Power dissipation input chip	T _A = 25 °C	-	21	mW
P _{Dout}	Power dissipation output chip	T _A = 25 °C	-	850	mW
ESD	HBM (human body model)	-	2		kV

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Package	Value	Unit
R _{th(JA)}	Thermal resistance junction to ambient	SO-8	123	°C/W

3.3 Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Max.	Unit
VDD	Logic supply voltage vs. GND	-	3.1	5.5	V
V _{LOGIC}	Logic pins voltage vs. GND	-	0	5.5	V
VH	Positive supply voltage (VH vs. GNDISO)	-	9.6	26	V
F _{SW}	Maximum switching frequency ⁽¹⁾	-	-	1	MHz
t _{OUT}	Output pulse width (GOUT, GON-GOFF)	-	100	-	ns
T _J	Operating junction temperature	-	-40	125	°C

1. Actual limit depends on power dissipation and T_J.

4 Electrical characteristics

Table 5. Electrical characteristics

 (T_J = 25 °C, V_H = 15 V, V_{DD} = 5 V, unless otherwise specified)

Symbol	Pin	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Dynamic characteristics							
t _{Don}	IN+, IN-	Input to output propagation delay ON	-	50	75	90	ns
t _{Doff}	IN+, IN-	Input to output propagation delay OFF	-	50	75	90	ns
t _r	-	Rise time	C _L = 4.7 nF, 10% ÷ 90%	-	30	-	ns
t _f	-	Fall time	C _L = 4.7 nF, 90% ÷ 10%	-	30	-	ns
PWD	-	Pulse width distortion [t _{Don} -t _{Doff}]	-	-	-	20	ns
t _{deglitch}	IN+, IN-	Inputs deglitch filter	-	-	20	40	ns
CMTI ⁽¹⁾	-	Common-mode transient immunity, dV _{ISO} /dt	V _{CM} = 1500 V, see Figure 13	100	-	-	V/ns
Supply voltage							
V _{Hon}	-	V _H UVLO turn-on threshold	-	8.6	9.1	9.6	V
V _{Hoff}	-	V _H UVLO turn-off threshold	-	7.9	8.4	8.9	V
V _{Hhyst}	-	V _H UVLO hysteresis	-	0.60	0.75	0.95	V
I _{QHU}	-	V _H undervoltage quiescent supply current	V _H = 7 V	-	1.3	1.8	mA
I _{QH}	-	V _H quiescent supply current	-	-	1.3	1.8	mA
I _{QHSBY}	-	Standby V _H quiescent supply current	Standby mode	-	400	550	µA
SafeClp	-	GOFF active clamp	I _{GOFF} = 0.2 A; V _H floating	-	2	2.3	V
I _{QDD}	-	V _{DD} quiescent supply current	-	-	1	1.3	mA
I _{QDDSBY}	-	Standby V _{DD} quiescent supply current	Standby mode	-	40	65	µA
Logic inputs							
V _{il}	IN+, IN-	Low level logic threshold voltage	-	0.29 · V _{DD}	1/3 · V _{DD}	0.37 · V _{DD}	V
V _{ih}	IN+, IN-	High level logic threshold voltage	-	0.62 · V _{DD}	2/3 · V _{DD}	0.70 · V _{DD}	V
I _{INh}	IN+, IN-	IN _x logic "1" input bias current	IN _x = 5 V	33	50	77	µA
I _{INl}	IN+, IN-	IN _x logic "0" input bias current	IN _x = GND	-	-	1	µA
R _{pd}	IN+, IN-	Inputs pull-down resistors	IN _x = 5 V	65	100	150	kΩ
Driver buffer section							
I _{GON}	-	Source short-circuit current	T _J = 25 °C	-	4	-	A
			T _J = -40 ÷ +125 °C ⁽¹⁾	3	-	5	
V _{GONH}	-	Source output high level voltage	I _{GON} = 100 mA	V _H - 0.15	V _H - 0.125	-	V

Symbol	Pin	Parameter	Test conditions	Min.	Typ.	Max.	Unit
R _{GON}	-	Source R _{DS_ON}	I _{GON} =100 mA	-	1.125	1.5	Ω
I _{GOFF}	-	Sink short-circuit current	T _J =25 °C	-	4	-	A
			T _J =-40 ÷ +125 °C ⁽¹⁾	3	-	5	
V _{GOFFL}	-	Sink output low level voltage	I _{GOFF} =100 mA	-	96	120	mV
R _{GOFF}	-	Sink R _{DS_ON}	I _{GOFF} =100 mA	-	0.96	1.2	Ω
Miller Clampfunction (STGAP2SC only)							
V _{CLAMPth}	-	CLAMP voltage threshold	V _{CLAMP} vs. GNDISO	1.3	2	2.6	V
I _{CLAMP}	-	CLAMP short-circuit current	V _{CLAMP} =15 V T _J =25 °C T _J =-40 ÷ +125 °C ⁽¹⁾	-			A
				-	4	-	
				2	-	5	
V _{CLAMP_L}	-	CLAMP low level output voltage	I _{CLAMP} =100 mA	-	96	115	mV
R _{CLAMP}	-	CLAMP R _{DS_ON}	I _{CLAMP} =100 mA	-	0.96	1.15	Ω
Overtemperature protection							
T _{SD}	-	Shutdown temperature	-	170	-	-	°C
T _{hys}	-	Temperature hysteresis	-	-	20	-	°C
Standby							
t _{STBY}	-	Standby time	See Section 5.3	200	280	500	μs
t _{WUP}	-	Wake-up time	See Section 5.3	10	20	35	μs
t _{awake}	-	Wake-up delay	See Section 5.3	90	140	200	μs
t _{stbyfilt}	-	Standby filter	See Section 5.3	200	280	800	ns

1. Characterization data, not tested in production.

Table 6. Isolation related package specifications

Parameter	Symbol	Value	Unit	Conditions
Clearance (Minimum External Air Gap)	CLR	4	mm	Measured from input terminals to output terminals, shortest distance through air
Creepage (*) (Minimum External Tracking)	CPG	4	mm	Measured from input terminals to output terminals, shortest distance path along body
Comparative Tracking Index (Tracking Resistance)	CTI	≥ 400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

Table 7. Isolation characteristics

Parameter	Symbol	Test conditions	Characteristic	Unit
Input to Output test voltage In accordance with VDE 0884-11	V_{PR}	Method a, Type test	2720	V_{PEAK}
		$V_{PR} = 2720, t_m = 10 \text{ s}$		
		Partial discharge < 5 pC		
		Method b1, 100 % Production test	3200	V_{PEAK}
		$V_{PR} = 3200, t_m = 1 \text{ s}$		
Partial discharge < 5 pC				
Transient Overvoltage (Highest Allowable Overvoltage)	V_{IOTM}	$t_{ini} = 60 \text{ s}$, Type test	4800	V_{PEAK}
Maximum Surge Test Voltage	V_{IOSM}	Type test	4800	V_{PEAK}
Isolation Resistance	R_{IO}	$V_{IO} = 500 \text{ V}$, Type test	$>10^9$	Ω

Table 8. UL 1577 isolation voltage ratings

Description	Symbol	Characteristic	Unit
Isolation Withstand Voltage, 1 min (Type test)	V_{ISO}	2828/4000	V_{rms}/ P_{EAK}
Isolation Voltage, 1 sec (100% production)	$V_{ISOtest}$	3394/4800	V_{rms}/ P_{EAK}


Recognized under the UL 1577 Component Recognition Program - file number E362869.

5 Functional description

5.1 Gate driving power supply and UVLO

The STGAP2S is a flexible and compact gate driver with 4 A output current and rail-to-rail outputs. The device allows implementation of either unipolar or bipolar gate driving.

Figure 5. Power supply configuration for unipolar and bipolar gate driving



Undervoltage protection is available on VH supply pin. A fixed hysteresis sets the turn-off threshold, thus avoiding intermittent operation.

When VH voltage goes below the VH_{off} threshold, the output buffer goes in “safe state”. When VH voltage reaches the VH_{on} threshold, the device returns to normal operation and sets the output according to actual input pins status.

The VDD and VH supply pins must be properly filtered with local bypass capacitors. The use of capacitors with different values in parallel provides both local storage for impulsive current supply and high-frequency filtering. The best filtering is obtained by using low-ESR SMT ceramic capacitors, which are therefore recommended. A 100 nF ceramic capacitor must be placed as close as possible to each supply pin, and a second bypass capacitor with value in the range between 1 μ F and 10 μ F should be placed close to it.

5.2 Power up, power down and 'safe state'

The following conditions define the “safe state”:

- GOFF = ON state
- GON = high impedance
- CLAMP = ON state (for STGAP2SC)

Such conditions are maintained at power up of the isolated side ($VH < VH_{on}$) and during whole device power down phase ($VH < VH_{off}$), regardless of the value of the input pins.

The device integrates a structure which clamps the driver output to a voltage not higher than SafeClp when VH voltage is not high enough to actively turn the internal GOFF MOSFET on. If VH positive supply pin is floating or not supplied the GOFF pin is therefore clamped to a voltage smaller than SafeClp.

If the supply voltage VDD of the control section of the device is not supplied, the output is put in *safestate*, and remains in such condition until the VDD voltage returns within operative conditions.

After power-up of both isolated and low voltage side the device output state depends on the input pins' status.

5.3 Control inputs

The device is controlled through the IN+ and IN- logic inputs, in accordance to the truth table described in Table 9.

Table 9. Inputs truth table (applicable when device is not in UVLO or “safe state”)

Input pins		Output pins	
IN+	IN-	GON	GOFF
L	L	OFF	ON
H	L	ON	OFF
L	H	OFF	ON
H	H	OFF	ON

Adeglitch filter allow the input pins to ignore signals with duration shorter than t_{deglitch} , so preventing noise spikes possibly present in the application from generating unwanted commutations.

5.4 Miller clamp function

The Miller clamp function allows the control of the Miller current during the power stage switching in half-bridge configurations. When the external power transistor is in the OFF state, the driver operates to avoid the induced turn-on phenomenon that may occur when the other switch in the same leg is being turned on, due to the C_{GD} capacitance.

During the turn-off period the gate of the external switch is monitored through the CLAMP pin. The CLAMP switch is activated when gate voltage goes below the voltage threshold. V_{CLAMPth} , thus creating a low impedance path between the switch gate and the GNDISO pin.

5.5 Watchdog

The isolated HV side has a watchdog function in order to identify when it is not able to communicate with LV side, for example because the VDD of the LV side is not supplied. In this case the output of the driver is forced in “safe state” until communication link is properly established again.

5.6 Thermal shutdown protection

The device provides a thermal shutdown protection. When junction temperature reaches the TSD temperature threshold, the device is forced in “safe state”. The device operation is restored as soon as the junction temperature is lower than $T_{SD} - T_{\text{hys}}$.

5.7 Standby function


In order to reduce the power consumption of both control interface and gate driving sides the device can be put in standby mode. In standby mode the quiescent current from VDD and VH supply pins is reduced to I_{QDDSBY} and I_{QHSDBY} respectively, and the output remains in 'safe state' (the output is actively forced low).

The way to enter standby is to keep both IN+ and IN- high ("standby" value) for a time longer than t_{STBY} . During standby the inputs can change from the "standby" value.

To exit stand-by, IN+ and IN- must be put in any combination different from the "standby" value for a time longer than $t_{STBYFIL}$, and then in the "standby" value for a time t such that $t_{WUP} < t < t_{STBY}$.

When the input configuration is changed from the "standby" value the output is enabled and set according to inputs state after a time t_{awake} .

Figure 6. Standby state sequences



6 Typical application diagram

Figure 7. Typical application diagram - separated outputs




Figure 8. Typical application diagram - separated outputs and negative gate driving




Figure 9. Typical application diagram - Miller clamp





Figure 10. Typical application diagram - Miller clamp and negative gate driving



7 Layout

7.1 Layout guidelines and considerations


In order to optimize the PCB layout, following considerations should be taken into account:

- SMT ceramic capacitors (or different types of low-ESR and low-ESL capacitors) must be placed close to each supply rail pins. A 100 nF capacitor must be placed between VDD and GND and between VH and GNDISO, as close as possible to device pins, in order to filter high-frequency noise and spikes. In order to provide local storage for pulsed current a second capacitor with value in the range between 1 μ F and 10 μ F should also be placed close to the supply pins.
- As a good practice it is suggested to add filtering capacitors close to logic inputs of the device (IN+, IN-), in particular for fast switching or noisy applications.
- The power transistors must be placed as close as possible to the gate driver, so to minimize the gate loop area and inductance that might bring to noise or ringing.
- To avoid degradation of the isolation between the primary and secondary side of the driver, there should not be any trace or conductive area below the driver.
- If the system has multiple layers, it is recommended to connect the VH and GNDISO pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity.

7.2 Layout example

An example of STGAP2SC Half-Bridge PCB layout with main signals highlighted by different colors is shown in Figure 11. It is recommended to follow this example for proper positioning and connection of filtering capacitors.

Figure 11. Layer traces and copper



8 Testing and characterization information

Figure 12. Timings definition





Figure 13. CMTI test circuit



9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

9.1 SO-8 package information

Figure 14. SO-8 package outline





Table 10. SO-8 package mechanical data

Dim.	mm			Notes
	Min.	Typ.	Max.	
A	1.35		1.75	
A1	0.1		0.25	
b	0.35		0.49	
c	0.19		0.25	
D	4.8		5	
E1	3.8	3.9	4	
E	5.8	6	6.2	
e	1.27 BSC			
L	0.4		1.25	
h	0.25		0.5	
Ø	0		7	
Ø1	2		12	
aaa		0.25		
bbb		0.25		
ccc		0.1		

10 Suggested land pattern

Figure 15. SO-8 suggested land pattern



11 Ordering information

Table 11. Device summary

Order code	Output configuration	Package marking	Package	Packaging
STGAP2SM	GON-GOFF	GAP2S2	SO-8	Tube
STGAP2SMTR	GON-GOFF	GAP2S2	SO-8	Tape and reel
STGAP2SCM	GOUT-CLAMP	GAP2SC2	SO-8	Tube
STGAP2SCMTR	GOUT-CLAMP	GAP2SC2	SO-8	Tape and reel

Revision history

Table 12. Document revision history

Date	Version	Changes
06-Jun-2018	1	Initial release.
16-Jul-2021	2	Updated Table 4, Table 5, Table 10 and Section 7 Added Table 6, Table 7 and Table 8
25-Jul-2022	3	Updated Section 3.1 Absolute maximum ratings, added UL file certification

Contents

1	Block diagram	2
2	Pin description and connection diagram	3
3	Electrical data	4
3.1	Absolute maximum ratings	4
3.2	Thermal data	4
3.3	Recommended operating conditions	4
4	Electrical characteristics	5
5	Functional description	8
5.1	Gate driving power supply and UVLO	8
5.2	Power up, power down and 'safe state'	8
5.3	Control inputs	9
5.4	Miller clamp function	9
5.5	Watchdog	9
5.6	Thermal shutdown protection	9
5.7	Standby function	10
6	Typical application diagram	11
7	Layout	13
7.1	Layout guidelines and considerations	13
7.2	Layout example	13
8	Testing and characterization information	14
9	Package information	15
9.1	[Package name] package information	15
10	Suggested land pattern	17
11	Ordering information	18
	Revision history	19
	Contents	20
	List of tables	21
	List of figures	22

List of tables

Table 1.	Pin description	3
Table 2.	Absolute maximum ratings	4
Table 3.	Thermal data	4
Table 4.	Recommended operating conditions	4
Table 5.	Electrical characteristics	5
Table 6.	Isolation related package specifications	6
Table 7.	Isolation characteristics	7
Table 8.	UL 1577 isolation voltage ratings	7
Table 9.	Inputs truth table (applicable when device is not in UVLO or “safe state”)	9
Table 10.	SO-8 package mechanical data	16
Table 11.	Device summary	18
Table 12.	Document revision history	19

List of figures

Figure 1.	Block diagram - separated outputs option	2
Figure 2.	Block diagram - single output and Miller clamp option	2
Figure 3.	Pin connection (top view), separated outputs option	3
Figure 4.	Pin connection (top view), single output and Miller clamp option	3
Figure 5.	Power supply configuration for unipolar and bipolar gate driving	8
Figure 6.	Standby state sequences	10
Figure 7.	Typical application diagram - separated outputs	11
Figure 8.	Typical application diagram - separated outputs and negative gate driving	11
Figure 9.	Typical application diagram - Miller clamp	12
Figure 10.	Typical application diagram - Miller clamp and negative gate driving	12
Figure 11.	Layer traces and copper	13
Figure 12.	Timings definition	14
Figure 13.	CMTI test circuit	14
Figure 14.	SO-8 package outline	15
Figure 15.	SO-8 suggested land pattern	17

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved