











SN54LV374A, SN74LV374A

SCLS408I - APRIL 1998 - REVISED MARCH 2015

SNx4LV374A Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs

Features

- 2-V to 5.5-V V_{CC} Operation
- Maximum t_{pd} of 9.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on All **Ports**
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Programmable Logic Controller (PLC)
- DCS and PAC: Analog Input Module
- Trains, Trams, and Subway Carriages
- **AC Inverter Drives**
- **Printers**

3 Description


The SNx4LV374A devices are octal edge-triggered D-type flip-flops designed for 2-V to 5.5-V V_{CC} operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	SSOP (20)	7.20 mm × 5.30 mm				
CN 741 \/O744	SOIC (20)	12.80 mm × 7.50 mm				
SN74LV374A	SOP (20)	12.60 mm × 5.30 mm				
	TSSOP (20)	6.50 mm × 4.40 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



Pin numbers shown are for the DB, DW, FK, J, NS, PW, RGY, and W packages.



Table of Contents

1	Features 1	8	Detailed Description	10
2	Applications 1		8.1 Overview	10
3	Description 1		8.2 Functional Block Diagram	10
4	Revision History2		8.3 Feature Description	10
5	Pin Configuration and Functions		8.4 Device Functional Modes	10
6	Specifications	9	Application and Implementation	11
•	6.1 Absolute Maximum Ratings 4		9.1 Application Information	11
	6.2 ESD Ratings		9.2 Typical Application	11
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	13
	6.4 Thermal Information	11	Layout	13
	6.5 Electrical Characteristics		11.1 Layout Guidelines	13
	6.6 Switching Characteristics: V _{CC} = 2.5 V ± 0.2 V 6		11.2 Layout Example	13
	6.7 Switching Characteristics: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 7$	12	Device and Documentation Support	
	6.8 Switching Characteristics: V _{CC} = 5 V ± 0.5 V 7		12.1 Documentation Support	14
	6.9 Timing Requirements		12.2 Trademarks	14
	6.10 Noise Characteristics		12.3 Electrostatic Discharge Caution	14
	6.11 Operating Characteristics, T _A = 25°C8		12.4 Glossary	14
	6.12 Typical Characteristics8	13	Mechanical, Packaging, and Orderable	
7	Parameter Measurement Information9		Information	14

4 Revision History


Changes from Revision H (April 2005) to Revision I

Page



5 Pin Configuration and Functions

DB, DW, NS, or PW Package 20 PIN SSOP, SOIC, SOP, or TSSOP Top View



Pin Functions

	PIN	1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	ŌĒ	I	Enable pin
2	1Q	0	Output 1
3	1D	I	Input 1
4	2D	I	Input 2
5	2Q	0	Output 2
6	3Q	0	Output 3
7	3D	1	Input 3
8	4D	I	Input 4
9	4Q	0	Output 4
10	GND	_	Ground pin
11	CLK	I	Clock pin
12	5Q	0	Output 5
13	5D	I	Input 5
14	6D	I	Input 6
15	6Q	0	Output 6
16	7Q	0	Output 7
17	7D	I	Input 7
18	8D	I	Input 8
19	8Q	0	Output 8
20	VCC	-	Power pin



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.5	7	V
VI	Input voltage ⁽²⁾	-0.5	7	V
Vo	Voltage applied to any output in the high-impedance or power-off state (2)	-0.5	7	V
Vo	Output voltage ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current, (V _I < 0)		-20	mA
I_{OK}	Output clamp current, (V _O < 0)		-50	mA
Io	Continuous output current, (V _O = 0 to V _{CC})		±35	mA
	Continuous current through V _{CC} or GND		±70	mA
T _{stg}	Storage temperature	-65	150	ç

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5 V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			SN54LV37	4A ⁽²⁾	SN74LV3	74A	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
V	LP ale lavral Council walks as	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		$V_{CC} \times 0.7$.,
V_{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V _{CC} × 0.7		V
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7		V _{CC} × 0.77		
		V _{CC} = 2 V		0.5		0.5	
V	Lave lavel inner college	V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.3		V _{CC} × 0.3		V
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.3		$V_{CC} \times 0.3$		
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.3		V _{CC} × 0.3		
V_{I}	Input voltage		0	5.5	0	5.5	V
V	Output valtage	High or low state	0	V _{CC}	0	V _{CC}	V
Vo	Output voltage	3-state	0	5.5	0	5.5	V
		V _{CC} = 2 V		-50		-50	μΑ
	High lavel cutaut current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		-2	
I _{OH}	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-8		-8	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-16		-16	
		V _{CC} = 2 V		50		50	μΑ
	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
I _{OL}	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		8		8	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		16		16	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V		100		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20		20	
T _A	Operating free-air temperature		-55	125	-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004. PRODUCT PREVIEW

6.4 Thermal Information

U. T						
			SN74LV	374A		
	THERMAL METRIC ⁽¹⁾	DB (SSOP)	DW (SOIC)	NS (SOP)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.5	79.2	76.7	102.4	
R _{θJC(to} p)	Junction-to-case (top) thermal resistance	56.4	43.7	43.2	36.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	49.7	47	44.2	53.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	18.5	18.6	16.8	2.4	
Ψ_{JB}	Junction-to-board characterization parameter	49.3	46.5	43.8	52.9	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54	LV384A ⁽¹⁾)		LV374 to 85°		SN74LV374A -40°C to 125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			V _{CC} -0.1			
V	I _{OH} = −2 mA	2.3 V	2			2			2			V
V _{OH}	$I_{OH} = -8 \text{ mA}$	3 V	2.48			2.48			2.48			v
	I _{OH} = −16 mA	4.5 V	3.8			3.8			3.8			
	I _{OL} = 50 μA	2 V to 5.5 V			0.1			0.1			0.1	
V	I _{OL} = 2 mA	2.3 V			0.4			0.4			0.4	V
V _{OL}	I _{OL} = 8 mA	3 V			0.44			0.44			0.44	V
	I _{OL} = 16 mA	4.5 V			0.55			0.55			0.55	
I	V _I = 5.5 V or GND	0 to 5.5 V			±1			±1			±1	μΑ
I _{OZ}	$V_O = V_{CC}$ or GND	5.5 V			±5			±5			±5	μΑ
Icc	$V_I = V_{CC}$ or GND , $I_O = 0$	5.5 V			20			20			20	μΑ
I _{off}	V_I or $V_O = 0$ to 5.5 V	0			5			5			5	μΑ
Ci	V _I = V _{CC} or GND	3.3 V		2.9			2.9			2.9		pF

⁽¹⁾ PRODUCT PREVIEW

6.6 Switching Characteristics: $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted)

PARAMETER	FROM	TO	LOAD	т	_A = 25°C	:	SN54L	/374A	SN74LV -40°C to	-	SN74LV3 -40°C to 1		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			C _L = 15 pF	60 ⁽¹⁾	105 ⁽¹⁾		50 ⁽¹⁾		50		50		NAL I-
t _{max}			C _L = 50 pF	50	85		40		40		40		MHz
t _{pd}	CLK	Q			9.7 ⁽¹⁾	16.3 ⁽¹⁾	1 ⁽¹⁾	19 ⁽¹⁾	1	19	1	20.5	
t _{en}	ŌĒ	Q	C _L = 15 pF		8.9 ⁽¹⁾	15.9 ⁽¹⁾	1 ⁽¹⁾	19 ⁽¹⁾	1	19	1	20.5	ns
t _{dis}	ŌĒ	Q			6.3 ⁽¹⁾	12.6 ⁽¹⁾	1 ⁽¹⁾	15 ⁽¹⁾	1	15	1	16.5	
t _{pd}	CLK	Q			11.8	19.3	1	23	1	23	1	24.5	
t _{en}	ŌĒ	Q	0 50 5		10.9	18.8	1	22	1	22	1	23.5	
t _{dis}	ŌĒ	Q	$C_L = 50 pF$		8.2	17.3	1	19	1	19	1	20.5	ns
t _{sk(o)}						2				2			

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.



6.7 Switching Characteristics: $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER	FROM	TO	LOAD		T _A = 25°0	С	SN54L	.V374A	SN74LV -40°C to		SN74LV3 -40°C to		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4			C _L = 15 pF	80 ⁽¹⁾	150 ⁽¹⁾		70 ⁽¹⁾		70		70		MHz
f _{max}			$C_L = 50 pF$	55	110		50		50		50		IVITZ
t _{pd}	CLK	Q			6.8 ⁽¹⁾	12.7 ⁽¹⁾	1 ⁽¹⁾	15 ⁽¹⁾	1	15	1	16	
t _{en}	ŌĒ	Q	$C_{L} = 15 \text{ pF}$		6.3 ⁽¹⁾	11 ⁽¹⁾	1 ⁽¹⁾	13 ⁽¹⁾	1	13	1	14	ns
t _{dis}	ŌĒ	Q			4.7(1)	10.5 ⁽¹⁾	1 ⁽¹⁾	12.5 ⁽¹⁾	1	12.5	1	13.5	·
t _{pd}	CLK	Q			8.3	16.2	1	18.5	1	18.5	1	19.5	
t _{en}	ŌĒ	Q	0 50 - 5		7.7	14.5	1	16.5	1	16.5	1	17.5	
t _{dis}	ŌĒ	Q	$C_L = 50 \text{ pF}$		5.9	14	1	16	1	16	1	17	ns
t _{sk(o)}						1.5				1.5			

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.8 Switching Characteristics: $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted)

PARAMETER	FROM	TO	LOAD	T _A = 25°C		T _A = 25°C			T _A = 25°C SN54LV374A SN74LV374A SN74LV374A -40°C to 85°C -40°C to 125°C				T _A = 25°C		T _A = 25°C				UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX							
4			C _L = 15 pF	130 ⁽¹⁾	205 ⁽¹⁾		110 ⁽¹⁾		110		110		NAL I-						
f _{max}			C _L = 50 pF	85	1705		75		75		75		MHz						
t _{pd}	CLK	Q			4.9 ⁽¹⁾	8.1 ⁽¹⁾	1 ⁽¹⁾	9.5 ⁽¹⁾	1	9.5	1	10.5							
t _{en}	ŌĒ	Q	$C_{L} = 15 \text{ pF}$		4.6 ⁽¹⁾	7.6 ⁽¹⁾	1 ⁽¹⁾	9 ⁽¹⁾	1	9	1	10	ns						
t _{dis}	ŌĒ	Q			3.4 ⁽¹⁾	6.8 ⁽¹⁾	1 ⁽¹⁾	8 ⁽¹⁾	1	8	1	9							
t _{pd}	CLK	Q			5.9	10.1	1	11.5	1	11.5	1	12.5							
t _{en}	ŌĒ	Q	0 50 5		5.5	9.6	1	11	1	11	1	12							
t _{dis}	ŌĒ	Q	C _L = 50 pF		4	8.8	1	10	1	10	1	11	ns						
t _{sk(o)}						1				1									

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.9 Timing Requirements

over recommended operating free-air temperature range, (unless otherwise noted) (see Figure 3)

		T _A =	25°C	SN54L ¹		SN74L		SN74LV3 -40°C to 1		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V _{CC} =	2.5 V ± 0.2 V	•		•						
t _w	Pulse duration, CLK high or low	6		7		7		7		ns
t _{su}	Setup time, data before CLK↑	5		5.5		5.5		6		ns
t _h	Hold time, data after CLK↑	2.5		2.5		2.5		3		ns
V _{CC} =	3.3 V ± 0.3 V									
t _w	Pulse duration, CLK high or low	5		5.5		5.5		5.5		ns
t _{su}	Setup time, data before CLK↑	4.5		45		4.5		5		ns
t _h	Hold time, data after CLK↑	2		2		2		2.5		ns
V _{CC} =	5 V ± 0.5 V									
t _w	Pulse duration, CLK high or low	5		5		5		5		ns
t _{su}	Setup time, data before CLK↑	3		3		3		3.5		ns
t _h	Hold time, data after CLK↑	2		2		2		2.5		ns

(1) PRODUCT PREVIEW



6.10 Noise Characteristics

 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C $^{(1)}$


	PARAMETER	SN7	LINUT		
	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.6	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.5	-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V _{OH}	2.9	2.9		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V


⁽¹⁾ Characteristics are for surface-mount packages only.

6.11 Operating Characteristics, $T_A = 25^{\circ}C$

	PARAMETEI	R	TEST CONDITIONS	V _{CC}	TYP	UNIT
_	C _{pd} Power dissipation capacitance	Outroute enabled	C 50 25 4 40 MHz	3.3 V	21.1	pF
Cpc		Outputs enabled	C _L = 50 pF, f = 10 MHz 5 V	5 V	22.8	


6.12 Typical Characteristics







7 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \Omega$, $t_r \leq$ 3 ns. $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SNx4LV374A devices are octal edge-triggered D-type flip-flops designed for 2-V to 5.5-V V_{CC} operation. These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bi-directional bus drivers, and working registers. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs. A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. These devices are fully specified for partial-power-down applications using loff. The loff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The output of the device is unknown until the first valid rising clock edge occurs while V_{CC} is within the Recommended Operating Conditions range.

8.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

8.3 Feature Description

The device's wide operating range allows it to be used in a variety of systems that use different logic levels. The low propagation delay allows fast switching and higher speeds of operation. In addition, the low ground bounce stabilizes the performance of non-switching outputs while another output is switching.

8.4 Device Functional Modes

Table 1. Function Table (Each Flip-Flop)

	OUTPUT			
ŌĒ	CLK	D	Q	
L	↑	Н	Н	
L	↑	L	L	
L	L	X	Q_0	
Н	Х	Х	Z	



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV374A is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs accept voltages up to 5.5 V allowing down translation to the V_{CC} level.

9.2 Typical Application

Figure 5 shows how the slower edges can reduce ringing on the output compared to higher drive parts like AC.




Figure 5. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so consider routing and load conditions to prevent ringing.



Typical Application (continued)

9.2.2 Detailed Design Procedure

- Recommended Input conditions:
 - Rise time and fall time specs see ($\Delta t/\Delta V$) in *Recommended Operating Conditions*.
 - Specified High and low levels. See (V_{IH} and V_{IL}) in *Recommended Operating Conditions*.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- · Recommend output conditions:
 - Load currents should not exceed 35 mA per output and 70 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

9.2.3 Application Curves




Figure 6. Switching Characteristics Comparison



10 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the Recommended Operating Conditions. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor and if there are multiple V_{CC} terminals then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close as possible to the power terminal for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. Floating outputs is generally acceptable, unless the part is a transceiver. If the transceiver has an output enable pin it will disable the outputs section of the part when asserted. This will not disable the input section of the I.O's so they also cannot float when disabled.

11.2 Layout Example



Figure 7. Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Sep-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV374ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV374A	Samples
SN74LV374ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV374A	Samples
SN74LV374ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV374A	Samples
SN74LV374ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV374A	Samples
SN74LV374ANSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV374A	Samples
SN74LV374ANSRE4	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV374A	Samples
SN74LV374APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV374A	Samples
SN74LV374APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV374A	Samples
SN74LV374APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV374A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.





24-Sep-2015

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV374A:

Automotive: SN74LV374A-Q1

■ Enhanced Product: SN74LV374A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Sep-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV374ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV374ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV374ANSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
SN74LV374APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 2-Sep-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV374ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LV374ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV374ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LV374APWR	TSSOP	PW	20	2000	367.0	367.0	38.0

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

logic.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers www.ti.com/video microcontroller.ti.com Video and Imaging

www.ti-rfid.com

OMAP Applications Processors TI E2E Community www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity