

SCES577B-JUNE 2004-REVISED FEBRUARY 2006

#### **FEATURES**

- Control Inputs V<sub>IH</sub>/V<sub>IL</sub> Levels Are Referenced to V<sub>CCA</sub> Voltage
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range
- I/Os Are 4.6-V Tolerant
- I<sub>off</sub> Supports Partial Power-Down-Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 8000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)





#### **DESCRIPTION/ORDERING INFORMATION**

This 4-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track  $V_{CCB}$ .  $V_{CCB}$  accepts any supply voltage from 1.2 V to 3.6 V. The SN74AVCH4T245 is optimized to operate with  $V_{CCA}/V_{CCB}$  set at 1.4 V to 3.6 V. It is operational with  $V_{CCA}/V_{CCB}$  as low as 1.2 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCH4T245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the outputs so the buses are effectively isolated.

The SN74AVCH4T245 is designed so that the control pins (1DIR, 2DIR,  $1\overline{OE}$ , and  $2\overline{OE}$ ) are supplied by  $V_{CCA}$ .

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The  $V_{CC}$  isolation feature ensures that if either  $V_{CC}$  input is at GND, then both ports are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCES577B-JUNE 2004-REVISED FEBRUARY 2006



#### ORDERING INFORMATION


T <sub>A</sub>	PAG	CKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74AVCH4T245RGYR	WS245
	SOIC - D	Tube	SN74AVCH4T245D	AVCH4T245
4000 to 0500	201C – D	Tape and reel SN74AVCH4T245DR AVC	AVCH41245	
–40°C to 85°C	TOCOD DW	Tube	SN74AVCH4T245PW	MCOAF
	TSSOP – PW	Tape and reel	SN74AVCH4T245PWR	WS245
	TVSOP - DGV	Tape and reel	SN74AVCH4T245DGVR	WS245


(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

# FUNCTION TABLE (EACH 4-BIT SECTION)

INP	UTS	OPERATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	All output Hi-Z

#### **LOGIC DIAGRAM (POSITIVE LOGIC)**





SCES577B-JUNE 2004-REVISED FEBRUARY 2006

# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CCA}$	Supply voltage range		-0.5	4.6	V
		I/O ports (A port)	-0.5	4.6	
$V_{I}$	Input voltage range <sup>(2)</sup>	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
V	Voltage range applied to any output	A port	-0.5	4.6	V
Vo	in the high-impedance or power-off state (2)	B port	-0.5	4.6	V
V	Valtage range applied to any output in the high or law state (2)(3)	A port	-0.5	V <sub>CCA</sub> + 0.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)	B port	-0.5	V <sub>CCB</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND			±100	mA
		D package <sup>(4)</sup>		73	
0	Dealings thermal impedance	DGV package <sup>(4)</sup>		120	0 <b>C</b> // //
$\theta_{JA}$	Package thermal impedance	PW package <sup>(4)</sup>		108	°C/W
		RGY package (5)		39	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(5)</sup> The package thermal impedance is calculated in accordance with JESD 51-5.



SCES577B-JUNE 2004-REVISED FEBRUARY 2006

# Recommended Operating Conditions (1)(2)(3)(4)(5)

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT
$V_{CCA}$	Supply voltage				1.2	3.6	V
V <sub>CCB</sub>	Supply voltage				1.2	3.6	V
			1.2 V to 1.95 V		$V_{CCI} \times 0.65$		
$V_{IH}$	High-level input voltage	Data inputs <sup>(4)</sup>	1.95 V to 2.7 V		1.6		V
	mpat voltage		2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			$V_{CCI} \times 0.35$	
$V_{IL}$	Low-level input voltage	Data inputs <sup>(4)</sup>	1.95 V to 2.7 V			0.7	V
	mput voltago		2.7 V to 3.6 V			0.8	
			1.2 V to 1.95 V		$V_{CCA} \times 0.65$		
$V_{IH}$	High-level input voltage	DIR (referenced to V <sub>CCA</sub> ) <sup>(5)</sup>	1.95 V to 2.7 V		1.6		V
	mput voltago	(referenced to VCCA)	2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			$V_{\text{CCA}} \times 0.35$	
$V_{IL}$	Low-level input voltage	DIR (referenced to V <sub>CCA</sub> ) <sup>(5)</sup>	1.95 V to 2.7 V			0.7	V
	mput voltago	(referenced to VCCA)	2.7 V to 3.6 V			0.8	
VI	Input voltage				0	3.6	V
Vo	Output voltage	Active state			0	V <sub>cco</sub>	V
v <sub>O</sub>	Output voltage	3-state			0	3.6	V
				1.2 V		-3	
				1.4 V to 1.6 V		-6	
$I_{OH}$	High-level output cur	rent		1.65 V to 1.95 V		-8	mA
				2.3 V to 2.7 V		-9	
				3 V to 3.6 V		-12	
				1.2 V		3	
				1.4 V to 1.6 V		6	
$I_{OL}$	Low-level output curi	rent		1.65 V to 1.95 V		8	mA
				2.3 V to 2.7 V		9	
				3 V to 3.6 V		12	
Δt/Δν	Input transition rise of	or fall rate				5	ns/V
$T_A$	Operating free-air ter	mperature			-40	85	°C

V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
 V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
 All unused data inputs of the device must be held at V<sub>CCI</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 For V<sub>CCI</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCI</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCI</sub> × 0.3 V.
 For V<sub>CCA</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCA</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCA</sub> × 0.3 V.

SCES577B-JUNE 2004-REVISED FEBRUARY 2006

# Electrical Characteristics (1)(2)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V	V	-	T <sub>A</sub> = 25°C		–40°C to 85	5°C	UNIT		
PARAMETER	TEST COND	THONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNIT		
	$I_{OH} = -100  \mu A$		1.2 V to 3.6 V	1.2 V to 3.6 V				V <sub>CCO</sub> - 0.2 V				
	$I_{OH} = -3 \text{ mA}$		1.2 V	1.2 V		0.95						
\/	$I_{OH} = -6 \text{ mA}$	$V_{I} = V_{IH}$	1.4 V	1.4 V				1.05		V		
$V_{OH}$	$I_{OH} = -8 \text{ mA}$	$v_I = v_{IH}$	1.65 V	1.65 V				1.2		V		
	$I_{OH} = -9 \text{ mA}$		2.3 V	2.3 V				1.75				
	$I_{OH} = -12 \text{ mA}$		3 V	3 V				2.3				
	I <sub>OL</sub> = 100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V					0.2			
	I <sub>OL</sub> = 3 mA		1.2 V	1.2 V		0.15						
V	$I_{OL} = 6 \text{ mA}$	$V_I = V_{IL}$	1.4 V	1.4 V					0.35	V		
V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}$	$V_{\parallel} = V_{\parallel}$	1.65 V	1.65 V					0.45	V		
	I <sub>OL</sub> = 9 mA		2.3 V	2.3 V					0.55			
	I <sub>OL</sub> = 12 mA		3 V	3 V					0.7			
I <sub>I</sub> DIR input	$V_I = V_{CCA}$ or GN	٧D	1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25		±1	μΑ		
	V <sub>I</sub> = 0.42 V		1.2 V	1.2 V		25						
	V <sub>I</sub> = 0.49 V		1.4 V	1.4 V				15		μΑ		
I <sub>BHL</sub> (3)	V <sub>I</sub> = 0.58 V		1.65 V	1.65 V				25				
	V <sub>I</sub> = 0.7 V		2.3 V	2.3 V				45				
	V <sub>I</sub> = 0.8 V		3.3 V	3.3 V				100				
	V <sub>I</sub> = 0.78 V		1.2 V	1.2 V		-25						
	V <sub>I</sub> = 0.91 V		1.4 V	1.4 V				-15				
I <sub>BHH</sub> <sup>(4)</sup>	V <sub>I</sub> = 1.07 V		1.65 V	1.65 V				-25		μΑ		
	V <sub>I</sub> = 1.6 V		2.3 V	2.3 V				-45				
	V <sub>I</sub> = 2 V		3.3 V	3.3 V				-100				
			1.2 V	1.2 V		50						
			1.6 V	1.6 V				125				
I <sub>BHLO</sub> <sup>(5)</sup>	$V_I = 0$ to $V_{CCI}$		1.95 V	1.95 V				200		μΑ		
			2.7 V	2.7 V				300				
			3.6 V	3.6 V				500				
			1.2 V	1.2 V		-50				-		
			1.6 V	1.6 V				-125				
I <sub>BHHO</sub> <sup>(6)</sup>	V <sub>I</sub> = 0 to V <sub>CCI</sub>		1.95 V	1.95 V				-200		μΑ		
		2.7 V	2.7 V				-300					
		3.6 V	3.6 V				-500					

 $V_{CCO}$  is the  $V_{CC}$  associated with the output port.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port. The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{IL}$  max.  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND and then raising it to  $V_{\text{IL}}\ \text{max}.$ 

The bus-hold circuit can source at least the minimum high sustaining current at  $V_{IH}$  min.  $I_{BHH}$  should be measured after raising  $V_{IN}$  to  $V_{CC}$  and then lowering it to  $V_{IH}$  min. An external driver must source at least  $I_{BHLO}$  to switch this node from low to high.

An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

### SN74AVCH4T245 **4-BIT DUAL-SUPPLY BUS TRANSCEIVER**

# WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS



SCES577B-JUNE 2004-REVISED FEBRUARY 2006

# Electrical Characteristics (1)(2)

over recommended operating free-air temperature range (unless otherwise noted) (continued)

DA	DAMETER	TEST CONDIT	TEST CONDITIONS		V	T <sub>A</sub> = 25°	C	–40°C to	85°C	UNIT
PA	RAMETER	IESI CONDII	IONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN TYP	MAX	MIN	MAX	UNII
	A port	\\ or\\ \ 0 to 2.6\	,	0 V	0 V to 3.6 V	±0.1	±1		±5	^
I <sub>off</sub>	B port	$V_I$ or $V_O = 0$ to 3.6 $V_I$	1	0 V to 3.6 V	0 V	±0.1	±1		±5	μΑ
1 (3)	A or B port	$V_O = V_{CCO}$ or GND, $V_I = V_{CCI}$ or GND	OE = V <sub>IH</sub>	3.6 V	3.6 V	±0.5	±2.5		±5	^
I <sub>OZ</sub> (3)	B port	$V_O = V_{CCO}$ or	OE =	0 V	3.6 V				±5	μΑ
	A port	$V_{I} = V_{CCI}$ or GND	don't care	3.6 V	0 V				±5	
				1.2 V to 3.6 V	1.2 V to 3.6 V				8	
$I_{CCA}$		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	3.6 V				-2	μΑ
				3.6 V	0 V				8	
				1.2 V to 3.6 V	1.2 V to 3.6 V				8	
$I_{CCB}$		$V_I = V_{CCI}$ or GND,	$I_O = 0$	0 V	3.6 V				8	μΑ
				3.6 V	0 V				-2	
I <sub>CCA</sub> +	- I <sub>CCB</sub>	$V_I = V_{CCI}$ or GND,	I <sub>O</sub> = 0	1.2 V to 3.6 V	1.2 V to 3.6 V				16	μΑ
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 3.3 V or GND		3.3 V	3.3 V	3.5			4.5	pF
Cio	A or B port	$V_O = 3.3 \text{ V or GND}$		3.3 V	3.3 V	6			7	pF

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA} = 1.2 \text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = 1.5 V ± 0.1 V	V <sub>CCB</sub> = 1.8 V ± 0.15 V	V <sub>CCB</sub> = 2.5 V ± 0.2 V	V <sub>CCB</sub> = 3.3 V ± 0.3 V	UNIT											
	(INPUT)	(001701)	TYP	TYP	TYP	TYP	TYP												
t <sub>PLH</sub>	Α	В	3.4	2.9	2.7	2.6	2.8	20											
t <sub>PHL</sub>	A	В	3.4	2.9	2.7	2.6	2.8	ns											
t <sub>PLH</sub>	В	А	3.6	3.1	2.8	2.6	2.6	20											
t <sub>PHL</sub>	Ь	A	3.6	3.1	2.8	2.6	2.6	ns											
t <sub>PZH</sub>	ŌĒ	Α	5.6	4.7	4.3	3.9	3.7	20											
t <sub>PZL</sub>	OE	A	5.6	4.7	4.3	3.9	3.7	ns											
t <sub>PZH</sub>	ŌĒ	В	5	4.3	3.9	3.6	3.6	20											
t <sub>PZL</sub>	OE	В	5	4.3	3.9	3.6	3.6	ns											
t <sub>PHZ</sub>	<u>OF</u>	OE .	ŌĒ	OE OE	Α	6.2	5.2	5.2	4.3	4.8	20								
t <sub>PLZ</sub>	OE	A	6.2	5.2	5.2	4.3	4.8	ns											
t <sub>PHZ</sub>	<u> </u>	-	<b>D</b>	Б	Б	Б	<b>D</b>		Б	5	ŌE B -	Б	<u>О</u> Е р	5.9	5.1	5	4.7	5.5	20
t <sub>PLZ</sub>	OE	OE	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ		5.9	5.1	5	4.7	5.5	ns		

 <sup>(1)</sup> V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
 (2) V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
 (3) For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

SCES577B-JUNE 2004-REVISED FEBRUARY 2006

### **Switching Characteristics**

over recommended operating free-air temperature range,  $\rm V_{CCA}$  = 1.5 V  $\pm$  0.1 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = ± <b>0</b> .1		V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = ± 0.2		V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT										
	(INPOT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX											
t <sub>PLH</sub>	Α	В	3.2	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	ns										
t <sub>PHL</sub>	A	Ь	3.2	0.3	6.3	0.3	5.2	0.4	4.2	0.4	4.2	115										
t <sub>PLH</sub>	В	Α	3.3	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	ns										
t <sub>PHL</sub>	ь	A	3.3	0.7	6.3	0.5	6	0.4	5.7	0.3	5.6	115										
t <sub>PZH</sub>	ŌĒ	^	4.9	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	ns										
t <sub>PZL</sub>	OE	A	4.9	1.4	9.6	1.1	9.5	0.7	9.4	0.4	9.4	115										
t <sub>PZH</sub>	ŌĒ	В	4.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	ns										
t <sub>PZL</sub>	OE	Ь	4.5	1.4	9.6	1.1	7.7	0.9	5.8	0.9	5.6	115										
t <sub>PHZ</sub>	ŌĒ	OE.	^	5.6	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	ns									
$t_{PLZ}$		ŌĒ A	5.6	1.8	10.2	1.5	10.2	1.3	10.2	1.6	10.2	115										
t <sub>PHZ</sub>	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	OE P	5.2	1.9	10.3	1.9	9.1	1.4	7.4	1.2	7.6	ns
t <sub>PLZ</sub>												ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	DE B	5.2

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.8 V  $\pm$  0.15 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = ± 0.1	1.5 V I V	V <sub>CCB</sub> = ± 0.1	= 1.8 V 15 V	V <sub>CCB</sub> = ± 0.2		V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT																
	(IIII O1)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX																	
t <sub>PLH</sub>	Δ.	В	2.9	0.1	6	0.1	4.9	0.1	3.9	0.3	3.9																	
t <sub>PHL</sub>	Α	В	2.9	0.1	6	0.1	4.9	0.1	3.9	0.3	3.9	ns																
t <sub>PLH</sub>	В	۸	3	0.6	5.3	0.5	4.9	0.3	4.6	0.3	4.5																	
t <sub>PHL</sub>	ь	Α	3	0.6	5.3	0.5	4.9	0.3	4.6	0.3	4.5	ns																
t <sub>PZH</sub>	ŌĒ	^	4.4	1	7.4	1	7.3	0.6	7.3	0.4	7.2																	
t <sub>PZL</sub>	OE	ŌĒ A	4.4	1	7.4	1	7.3	0.6	7.3	0.4	7.2	ns																
t <sub>PZH</sub>	<u> </u>	В	4.1	1.2	9.2	1	7.4	0.8	5.3	0.8	4.6																	
t <sub>PZL</sub>	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	В	4.1	1.2	9.2	1	7.4	0.8	5.3	0.8	4.6	ns										
t <sub>PHZ</sub>	OF	۸	5.4	1.6	8.6	1.8	8.7	1.3	8.7	1.6	8.7																	
t <sub>PLZ</sub>	ŌĒ	Ē	5.4	1.6	8.6	1.8	8.7	1.3	8.7	1.6	8.7	ns																
t <sub>PHZ</sub>	ŌĒ	- OE	В	5	1.7	9.9	1.6	8.7	1.2	6.9	1	6.9																
t <sub>PLZ</sub>			ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	В	5	1.7	9.9	1.6	8.7	1.2	6.9	1

# SN74AVCH4T245 4-BIT DUAL-SUPPLY BUS TRANSCEIVER





#### **Switching Characteristics**

over recommended operating free-air temperature range,  $\rm V_{CCA}$  = 2.5 V  $\pm$  0.2 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = ± 0.1	1.5 V I V	V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = ± 0.2		V <sub>CCB</sub> = 3.3 V ± 0.3 V		UNIT												
	(INPUT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX													
t <sub>PLH</sub>	А	В	2.8	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	no												
t <sub>PHL</sub>	A	Ь	2.8	0.1	5.7	0.1	4.6	0.2	3.5	0.1	3.6	ns												
t <sub>PLH</sub>	В	Α	2.7	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	ns												
t <sub>PHL</sub>	ь	A	2.7	0.6	4.2	0.4	3.9	0.2	3.4	0.2	3.3	115												
t <sub>PZH</sub>	ŌĒ	Α	4	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8	no												
t <sub>PZL</sub>	OE	A	4	0.7	6.5	0.7	5.2	0.6	4.8	0.4	4.8	ns												
t <sub>PZH</sub>	ŌĒ	В	3.8	0.9	8.8	0.8	7	0.6	4.8	0.6	4	no												
t <sub>PZL</sub>	OE	Ь	3.8	0.9	8.8	0.8	7	0.6	4.8	0.6	4	ns												
t <sub>PHZ</sub>	ŌĒ	OF.	OF.	OF.	<del>or</del>	OE .	<del>OF</del>		^	OE	4.7	1	8.4	1	8.4	1	6.2	1	6.6	ns				
t <sub>PLZ</sub>		Α	4.7	1	8.4	1	8.4	1	6.2	1	6.6	115												
t <sub>PHZ</sub>	ŌĒ	B	4.5	1.5	9.4	1.3	8.2	1.1	6.2	0.9	5.2	no												
t <sub>PLZ</sub>		ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	<del>OE</del> B	4.5	1.5	8.8	1.3	8.2	1.1	6.2	0.9	5.2

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $\rm V_{CCA}$  = 3.3 V  $\pm$  0.3 V (see Figure 1)

	•	·	•	CCA		,	•	,					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.2 V	V <sub>CCB</sub> = ± 0.1	1.5 V 1 V	V <sub>CCB</sub> = ± 0.1	1.8 V 5 V	V <sub>CCB</sub> = ± 0.2		V <sub>CCB</sub> = ± 0.3		UNIT	
	(INFOT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	Α	В	2.9	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9		
t <sub>PHL</sub>	А	В	2.9	0.1	5.6	0.1	4.5	0.1	3.3	0.1	2.9	ns	
t <sub>PLH</sub>	В	А	2.6	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8		
t <sub>PHL</sub>	Ь	A	2.6	0.6	4.2	0.4	3.4	0.2	3	0.1	2.8	ns	
t <sub>PZH</sub>	ŌĒ	A	3.8	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8		
t <sub>PZL</sub>	OE	A	3.8	0.6	8.7	0.6	5.2	0.6	3.8	0.4	3.8	ns	
t <sub>PZH</sub>	ŌĒ	В	3.7	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	no	
t <sub>PZL</sub>	OE	Б	3.7	0.8	8.7	0.6	6.8	0.5	4.7	0.5	3.8	ns	
t <sub>PHZ</sub>	ŌĒ	^	4.8	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6	no	
t <sub>PLZ</sub>	OE	A	4.8	0.7	9.3	0.7	8.3	0.7	5.6	0.7	6.6	ns	
t <sub>PHZ</sub>	OE	Б		5.3	1.4	9.3	1.2	8.1	1	6.4	0.8	6.2	
t <sub>PLZ</sub>		В	5.3	1.4	9.3	1.2	8.1	1	6.4	0.8	6.2	ns	

SCES577B-JUNE 2004-REVISED FEBRUARY 2006

# **Operating Characteristics**


 $T_A = 25^{\circ}C$ 

F	PARAME	TER	TEST CONDITIONS	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.2 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.5 V	$V_{CCA} = V_{CCB} = 1.8 V$	$V_{CCA} = V_{CCB} = 2.5 V$	V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	UNIT
	A to B	Outputs enabled		1	1	1	1.5	2	
C (1)	C <sub>pdA</sub> <sup>(1)</sup> B to A Out	Outputs disabled	$C_L = 0,$ f = 10  MHz,	1	1	1	1	1	pF
OpdA		Outputs enabled	$t_r = t_f = 1 \text{ ns}$	12	12.5	13	14	15	рг
		Outputs disabled		1	1	1	1	1	
	A to B	Outputs enabled		12	12.5	13	14	15	
C (1)	AIOB	Outputs disabled	$C_L = 0,$	1	1	1	1	1	~F
O <sub>pdB</sub> (1)	C <sub>pdB</sub> <sup>(1)</sup> B to A	Outputs enabled	f = 10  MHz, $t_r = t_f = 1 \text{ ns}$	1	1	1	1	2	pF
		Outputs disabled		1	1	1	1	1	

<sup>(1)</sup> Power dissipation capacitance per transceiver



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $dv/dt \geq$  1 V/ns,  $dv/dt \geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.

Figure 1. Load Circuit and Voltage Waveforms





com 6-Dec-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74AVCH4T245DGVRE4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AVCH4T245PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AVCH4T245PWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74AVCH4T245RGYRG4	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74AVCH4T245D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVCH4T245DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVCH4T245DGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVCH4T245DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVCH4T245DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVCH4T245DT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVCH4T245DTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVCH4T245PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVCH4T245PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVCH4T245PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVCH4T245PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74AVCH4T245RGYR	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

6-Dec-2006

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# D (R-PDSO-G16)


# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BB.






#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# RGY (R-PQFP-N16)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265