

## 14.2-Gbps Quad 1:2-2:1 MUX, Linear-Redriver With Signal Conditioning

Check for Samples: [SN65LVCP114](#)

### FEATURES

- Quad 2:1 Mux / 1:2 Demux
- Multi-Rate Operation up to 14.2 Gbps Serial Data Rate
- Linear Receiver Equalization Which Increases Margin at System Level of Decision Feedback Equalizer
- Bandwidth: 18 GHz, Typical
- Per-Lane P/N Pair Inversion
- Port or Single Lane Switching
- Low Power: 150 mW/Channel, Typical
- Loopback Mode on All Three Ports
- I<sup>2</sup>C Control in Addition to GPIO
- DIAG Mode That Outputs Data of Line Side Port to Both Fabric Side Ports
- 2.5-V/3.3-V Single Power Supply
- PBGA Package 12-mm × 12-mm × 1-mm, 0.8-mm Terminal Pitch
- Excellent Impedance Matching to 100-Ω PCB Transmission Lines
- Small Package Size Provides Board Real Estate Saving
- Adjustable Output Swing Provides Flexible EMI and Crosstalk Control
- Low Power
- Supports 10GBASE-KR Applications With Ability to Transparency for Link Training

### APPLICATIONS

- High-Speed Redundancy Switch in Telecom and Data Communication
- Backplane Interconnect for 10G-KR, 16GFC

### DESCRIPTION

The SN65LVCP114 is an asynchronous, protocol-agnostic, low-latency QUAD mux, linear-redriver optimized for use in systems operating at up to 14.2 Gbps. The device linearly compensates for channel loss in backplane and active-cable applications. The architecture of SN65LVCP114 linear-redriver is designed to work effectively with ASIC or FPGA products implementing digital equalization using decision feedback equalizer (DFE) technology. The SN65LVCP114 mux, linear-redriver preserves the integrity (composition) of the received signal, ensuring optimum DFE and system performance. The SN65LVCP114 provides a low-power mux-demux, linear-redriver solution while at the same time extending the effectiveness of DFE.

SN65LVCP114 is configurable via GPIO or an I<sup>2</sup>C interface.

A single 2.5-V or 3.3-V power supply supports the operation of the SN65LVCP114.

The SN65LVCP114 is packaged in a 12-mm × 12-mm × 1-mm PBGA package with 0.8-mm pitch.

The SN65LVCP114 has three ports; each port is a quad lane. The switch logic of SN65LVCP114 can be implemented to support a 2:1 MUX per lane, 1:2 DEMUX per lane, and independent lane switching. The receive equalization can be independently programmed for each of the ports. The SN65LVCP114 supports loopback on all three ports.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# SN65LVCP114

SLLSEA8 –JANUARY 2012

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## TYPICAL IMPLEMENTATION

SN65LVCP114 can be implemented on the transmit side or the receive side of a backplane channel as shown in Figure 1.





Figure 1. SN65LVCP114 Typical Implementation

**BLOCK DIAGRAM**

A simplified block diagram of the SN65LVCP114 is shown in Figure 2 for input quad channels AIN and BIN through the 2:1 MUX and output quad channel COUT, together with the input quad channel CIN through the 1:2 DEMUX through output quad channels AOUT and BOUT. The MUX and DEMUX channels contain a linear receive equalizer and an output linear driver.

The SN65LVCP114 provides both GPIO and I<sup>2</sup>C interfaces to control the configuration of the device. A detailed description of the SN65LVCP114 pin functions is provided in .



**Figure 2. Simplified Block Diagram of SN65LVCP114**

# SN65LVCP114

SLLSEA8 – JANUARY 2012

www.ti.com

## PACKAGE

The package for the SN65LVCP114 is a 12-mm × 12-mm × 1-mm, 167 pin PBGA with 0.8-mm pitch. The top view with the pin names is shown in [Figure 3](#).

**TOP VIEW**

|    | A             | B             | C         | D         | E      | F      | G      | H      | J      | K       | L       | M      | N     | P     |    |
|----|---------------|---------------|-----------|-----------|--------|--------|--------|--------|--------|---------|---------|--------|-------|-------|----|
| 14 | ADD0/<br>EGA1 | ADD1/<br>EQB1 | EQC0      | I2C_SEL   | PwD#   | AINP0  | AINN0  | GND    | AINP1  | AINN1   | LN_2_EN | LPC    | LPB   | LPA   | 14 |
| 13 | CINN0         | VCC           | CS        | FST_SW    | VCC    | GND    | VCC    | VCC    | GND    | LN_1_EN | LN_3_EN | AOUTP2 | VCC   | REXT  | 13 |
| 12 | CINP0         | GND           | COUTN0    | GND       | AOUTP0 | AOUTN0 | GND    | AOUTP1 | AOUTN1 | LN_0_EN | DIAG    | AOUTN2 | GND   | AINP2 | 12 |
| 11 | GND           | VCC           | COUTP0    |           |        |        |        |        |        |         |         | GND    | VCC   | AINN2 | 11 |
| 10 | CINN1         | VCC           | GND       |           | GND    | GND    | GND    | GND    | GND    | GND     |         | AOUTP3 | VCC   | GND   | 10 |
| 9  | CINP1         | GND           | COUTN1    |           | GND    | GND    | GND    | GND    | GND    | GND     |         | AOUTN3 | GND   | AINP3 | 9  |
| 8  | GND           | VCC           | COUTP1    |           | GND    | GND    | GND    | GND    | GND    | GND     |         | GND    | GND   | AINN3 | 8  |
| 7  | CINN2         | VCC           | GND       |           | GND    | GND    | GND    | GND    | GND    | GND     |         | BOUTP0 | VCC   | GND   | 7  |
| 6  | CINP2         | GND           | COUTN2    |           | GND    | GND    | GND    | GND    | GND    | GND     |         | BOUTN0 | GND   | BINP0 | 6  |
| 5  | GND           | VCC           | COUTP2    |           |        | GND    | GND    | GND    | GND    | GND     |         | GND    | VCC   | BINN0 | 5  |
| 4  | CINN3         | VCC           | GND       |           |        |        |        |        |        |         |         | BOUTP1 | VCC   | GND   | 4  |
| 3  | CINP3         | GND           | COUTN3    | EGA0      | GAIN_C | BOUTN3 | BOUTP3 | GND    | BOUTN2 | BOUTP2  | GND     | BOUTN1 | GND   | BIMP1 | 3  |
| 2  | SDA           | SCL           | COUTP3    | GAIN_B    | GAIN_A | GND    | VCC    | VCC    | GND    | VCC     | VOD_C   | VOD_B  | VOD_A | BINN1 | 2  |
| 1  | ADD2/<br>EQC1 | DIS_AGC_A     | DIS_AGC_B | DIS_AGC_C | BINN3  | BINP3  | GND    | BINN2  | BINP2  | EQ_B0   | SEL3    | SEL2   | SEL1  | SEL0  | 1  |

Figure 3. Package Pinout

## PIN DESCRIPTIONS

| PIN                             |            | DIRECTION  | TYPE | SUPPLY | DESCRIPTION                           |
|---------------------------------|------------|--|------|--------|---------------------------------------|
| SIGNAL                          | BALLS      |  |      |        |                                       |
| <b>LINE-SIDE HIGH-SPEED I/O</b> |            |  |      |        |                                       |
| CINP0<br>CINN0                  | A12<br>A13 | Input (with 50-Ω termination to input common mode) |      |        | Differential input, lane 0 line side. |
| CINP1<br>CINN1                  | A9<br>A10  | Input (with 50-Ω termination to input common mode) |      |        | Differential input, lane 1 line side  |
| CINP2<br>CINN2                  | A6<br>A7   | Input (with 50-Ω termination to input common mode) |      |        | Differential input, lane 2 line side  |
| CINP3<br>CINN3                  | A3<br>A4   | Input (with 50-Ω termination to input common mode) |      |        | Differential input, lane 3 line side  |
| COUTP0<br>COUTN0                | C11<br>C12 | Output   |      |        | Differential output, lane 0 line side |
| COUTP1<br>COUTN1                | C8<br>C9   | Output   |      |        | Differential output, lane 1 line side |
| COUTP2<br>COUTN2                | C5<br>C6   | Output   |      |        | Differential output, lane 2 line side |
| COUTP3<br>COUTN3                | C2<br>C3   | Output   |      |        | Differential output, lane 3 line side |

**PIN DESCRIPTIONS (continued)**

| PIN                                 |                  | DIRECTION TYPE SUPPLY                              | DESCRIPTION   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
|-------------------------------------|------------------|--|---|--------|--------|---------------|---|---|-----|---|-----|---|---|---|-----|-----|---|---|-----|-----|-----|-----|---|-----|---|---|----|---|-----|------|---|---|------|
| SIGNAL                              | BALLS            |  |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| <b>SWITCH-SIDE HIGH-SPEED I/O</b>   |                  |  |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| AINP0<br>AINN0                      | F14G14           | Input (with 50-Ω termination to input common mode) | Differential input, lane 0, fabric switch_A_side  |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| AINP1<br>AINN1                      | J14<br>K14       | Input (with 50-Ω termination to input common mode) | Differential input, lane 1, fabric switch_A_side  |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| AINP2<br>AINN2                      | P12<br>P11       | Input (with 50-Ω termination to input common mode) | Differential input, lane 2, fabric switch_A_side  |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| AINP3<br>AINN3                      | P9<br>P8         | Input (with 50-Ω termination to input common mode) | Differential input, lane 3, fabric switch_A_side  |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| BINP0<br>BINN0                      | P6<br>P5         | Input (with 50-Ω termination to input common mode) | Differential input, lane 0, fabric switch_B_side  |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| BINP1<br>BINN1                      | P3<br>P2         | Input (with 50-Ω termination to input common mode) | Differential input, lane 1, fabric switch_B_side  |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| BINP2<br>BINN2                      | J1<br>H1         | Input (with 50-Ω termination to input common mode) | Differential input, lane 2, fabric switch_B_side  |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| BINP3<br>BINN3                      | F1<br>E1         | Input (with 50-Ω termination to input common mode) | Differential input, lane 3, fabric switch_B_side  |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| AOUTP0<br>AOUTN0                    | E12<br>F12       | Output   | Differential output, lane 0, fabric switch_A_side   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| AOUTP1<br>AOUTN1                    | H12<br>J12       | Output   | Differential output, lane 1, fabric switch_A_side   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| AOUTP2<br>AOUTN2                    | M13<br>M12       | Output   | Differential output, lane 2, fabric switch_A_side   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| AOUTP3<br>AOUTN3                    | M10<br>M9        | Output   | Differential output, lane 3, fabric switch_A_side   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| BOUTP0<br>BOUTN0                    | M7<br>M6         | Output   | Differential output, lane 0, fabric switch_B_side   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| BOUTP1<br>BOUTN1                    | M4<br>M3         | Output   | Differential output, lane 1, fabric switch_B_side   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| BOUTP2<br>BOUTN2                    | K3<br>J3         | Output   | Differential output, lane 2, fabric switch_B_side   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| BOUTP3<br>BOUTN3                    | G3<br>F3         | Output   | Differential output, lane 3, fabric switch_B_side   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| <b>CONTROL SIGNALS</b>              |                  |  |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| ADD0/EQA1<br>ADD1/EQB1<br>ADD2/EQC1 | A14<br>B14<br>A1 | Input, 2.5-V/3.3-V CMOS - 3-state                  | <p><b>GPIO mode</b><br/>EQ control pins. EQA1 and EQA0 pins are 3-state and control the EQ gain of port A.<br/>EQ control pins. EQB1 and EQB0 pins are 3-state and control the EQ gain of port B.<br/>EQ control pins. EQC1 and EQC0 pins are 3-state and control the EQ gain of port C.</p> <table border="1"> <thead> <tr> <th>EQ[x]0</th> <th>EQ[x]0</th> <th>Peaking in dB</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1.3</td></tr> <tr><td>0</td><td>HiZ</td><td>2</td></tr> <tr><td>0</td><td>1</td><td>3.6</td></tr> <tr><td>HiZ</td><td>0</td><td>5</td></tr> <tr><td>HiZ</td><td>HiZ</td><td>6.5</td></tr> <tr><td>HiZ</td><td>1</td><td>8.3</td></tr> <tr><td>1</td><td>0</td><td>10</td></tr> <tr><td>1</td><td>HiZ</td><td>11.9</td></tr> <tr><td>1</td><td>1</td><td>13.9</td></tr> </tbody> </table> <p><b>I<sup>2</sup>C mode</b><br/>ADD0 along with pins ADD1 and ADD2 comprise the three bits of the I<sup>2</sup>C slave address.</p> | EQ[x]0 | EQ[x]0 | Peaking in dB | 0 | 0 | 1.3 | 0 | HiZ | 2 | 0 | 1 | 3.6 | HiZ | 0 | 5 | HiZ | HiZ | 6.5 | HiZ | 1 | 8.3 | 1 | 0 | 10 | 1 | HiZ | 11.9 | 1 | 1 | 13.9 |
| EQ[x]0                              | EQ[x]0           | Peaking in dB                                      |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| 0                                   | 0                | 1.3  |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| 0                                   | HiZ              | 2  |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| 0                                   | 1                | 3.6  |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| HiZ                                 | 0                | 5  |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| HiZ                                 | HiZ              | 6.5  |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| HiZ                                 | 1                | 8.3  |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| 1                                   | 0                | 10   |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| 1                                   | HiZ              | 11.9   |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |
| 1                                   | 1                | 13.9   |   |        |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |

**PIN DESCRIPTIONS (continued)**

| PIN                                      |                          | DIRECTION TYPE SUPPLY                           | DESCRIPTION  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
|--|--------------------------|---|--|---|--------|---------------|---|---|-----|---|-----|---|---|---|-----|-----|---|---|-----|-----|-----|-----|---|-----|---|---|----|---|-----|------|---|---|------|--|
| SIGNAL                                   | BALLS                    |   |  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| EQA0<br>EQB0<br>EQC0                     | D3<br>K1<br>C14          | Input, 2.5-V/3.3-V CMOS - 3-state               | <b>GPIO mode</b><br>EQ control pins. EQA1 and EQA0 pins are 3-state and control the EQ gain of port A.<br>EQ control pins. EQB1 and EQB0 pins are 3-state and control the EQ gain of port B.<br>EQ control pins. EQC1 and EQC0 pins are 3-state and control the EQ gain of port C. <table border="1" data-bbox="803 457 1154 751"> <thead> <tr> <th>EQ[x]0</th> <th>EQ[x]0</th> <th>Peaking in dB</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1.3</td></tr> <tr><td>0</td><td>HiZ</td><td>2</td></tr> <tr><td>0</td><td>1</td><td>3.6</td></tr> <tr><td>HiZ</td><td>0</td><td>5</td></tr> <tr><td>HiZ</td><td>HiZ</td><td>6.5</td></tr> <tr><td>HiZ</td><td>1</td><td>8.3</td></tr> <tr><td>1</td><td>0</td><td>10</td></tr> <tr><td>1</td><td>HiZ</td><td>11.9</td></tr> <tr><td>1</td><td>1</td><td>13.9</td></tr> </tbody> </table> | EQ[x]0  | EQ[x]0 | Peaking in dB | 0 | 0 | 1.3 | 0 | HiZ | 2 | 0 | 1 | 3.6 | HiZ | 0 | 5 | HiZ | HiZ | 6.5 | HiZ | 1 | 8.3 | 1 | 0 | 10 | 1 | HiZ | 11.9 | 1 | 1 | 13.9 | <b>I<sup>2</sup>C mode</b><br>No action needed |
| EQ[x]0                                   | EQ[x]0                   | Peaking in dB                                   |  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| 0  | 0                        | 1.3   |  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| 0  | HiZ                      | 2   |  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| 0  | 1                        | 3.6   |  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| HiZ                                      | 0                        | 5   |  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| HiZ                                      | HiZ                      | 6.5   |  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| HiZ                                      | 1                        | 8.3   |  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| 1  | 0                        | 10  |  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| 1  | HiZ                      | 11.9  |  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| 1  | 1                        | 13.9  |  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| LPA<br>LPB<br>LPC                        | P14<br>N14<br>M14        | Input (with 48-kΩ pulldown)<br>2.5-V/3.3-V CMOS | <b>GPIO mode</b><br>LPx enables loopback for port x<br>HIGH: Loopback enabled<br>LOW: Loopback disabled<br>See <a href="#">Table 2</a> and <a href="#">Figure 13</a> for device logic  | <b>I<sup>2</sup>C mode</b><br>No action needed  |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| SEL0<br>SEL1<br>SEL2<br>SEL3             | P1<br>N1<br>M1<br>L1     | Input (with 48-kΩ pulldown)<br>2.5-V/3.3-V CMOS | <b>GPIO mode</b><br>SELx, A/B switch control for lane x<br>HIGH: port B is selected<br>LOW: port A is selected<br>See <a href="#">Table 2</a> and <a href="#">Figure 12</a> for device logic   | <b>I<sup>2</sup>C mode</b><br>No action needed  |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| REXT                                     | P13                      | Input, analog                                   | External bias resistor, 1,200 Ω to ground  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| CS                                       | C13                      | Input (with 48-kΩ pulldown)<br>2.5-V/3.3-V CMOS | <b>GPIO mode</b><br>No action needed   | <b>I<sup>2</sup>C mode</b><br>HIGH: acts as chip select<br>LOW: disables I <sup>2</sup> C interface |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| $\overline{\text{P}}\text{WD}$           | E14                      | Input (with 48-kΩ pullup)<br>2.5-V/3.3-V CMOS   | LOW: Powers down the device, inputs off and outputs disabled, resets I <sup>2</sup> C<br>HIGH: Normal operation  |   |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| DIAG                                     | L12                      | Input (with 48-kΩ pulldown)<br>2.5-V/3.3-V CMOS | <b>GPIO mode</b><br>HIGH: Enables the same data on the line side (Port C) to be output on both fabric side ports (Port A and Port B).<br>LOW: Normal operation<br>See <a href="#">Table 2</a> and <a href="#">Figure 12</a> for device logic.  | <b>I<sup>2</sup>C mode</b><br>No action needed  |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| LN_0_EN<br>LN_1_EN<br>LN_2_EN<br>LN_3_EN | K12<br>K13<br>L14<br>L13 | Input (with 48-kΩ pullup)<br>2.5-V/3.3-V CMOS   | <b>GPIO mode</b><br>LN_x_EN = High, enables lane x of ports A, B, and C<br>LN_x_EN = Low, disables lane x of ports A, B, and C   | <b>I<sup>2</sup>C mode</b><br>No action needed  |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| DIS_AGC_A<br>DIS_AGC_B<br>DIS_AGC_C      | B1<br>C1<br>D1           | Input (with 48-kΩ pulldown)<br>2.5-V/3.3-V CMOS | <b>GPIO mode</b><br>Disables the AGC loop internal to the SN65LVCP114<br>DIS_AGC = High, disables the AGC loop<br>DIS_AGC = Low, enables the AGC loop  | <b>I<sup>2</sup>C mode</b><br>No action needed  |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| VOD_A<br>VOD_B<br>VOD_C                  | N2<br>M2<br>L2           | Input, 2.5-V/3.3-V CMOS - 3-state               | <b>GPIO mode</b><br>HIGH: selects VOD output range: 1.2 V maximum and a gain of 2.2<br>LOW: selects VOD output range: 600 mV maximum and a gain of 1.1<br>If left floating, it defaults to 1.2 V maximum and a gain of 2.2.  | <b>I<sup>2</sup>C mode</b><br>No action needed  |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| Gain_A<br>Gain_B<br>Gain_C               | E2<br>D2<br>E3           | Input, 2.5-V/3.3-V CMOS - 3-state               | <b>GPIO mode</b><br>HIGH: Receiver gain = 1<br>LOW: Receiver gain = 0.5<br>If left floating, it defaults to 0.5  | <b>I<sup>2</sup>C mode</b><br>No action needed  |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| SDA                                      | A2                       | Input / output, open-drain output               | <b>GPIO mode</b><br>No action needed   | <b>I<sup>2</sup>C mode</b><br>I <sup>2</sup> C data. Connect a 10-kΩ pullup resistor externally     |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |
| SCL                                      | B2                       | Input, open-drain input                         | <b>GPIO mode</b><br>No action needed   | <b>I<sup>2</sup>C mode</b><br>I <sup>2</sup> C clock. Connect a 10-kΩ pullup resistor externally    |        |               |   |   |     |   |     |   |   |   |     |     |   |   |     |     |     |     |   |     |   |   |    |   |     |      |   |   |      |  |

**PIN DESCRIPTIONS (continued)**

| PIN                 |  | DIRECTION TYPE SUPPLY                                 | DESCRIPTION  |  |
|---------------------|--|---|--|--|
| SIGNAL              | BALLS  |   |  |  |
| FST_SW              | D13  | Input (with 48-kΩ pullup)<br>2.5-V/3.3-V CMOS input   | <b>GPIO mode</b><br>HIGH: Fast switching; the idle outputs are squelched (see tSM specification).<br>LOW: Slow switching; the idle outputs are powered off (see tSM1 specification). | <b>I<sup>2</sup>C mode</b><br>No action needed |
| I2C_SEL             | D14  | Input (with 48-kΩ pulldown)<br>2.5-V/3.3-V CMOS input | Configures the device in I <sup>2</sup> C or GPIO mode of operation<br>HIGH: Enables I <sup>2</sup> C mode<br>LOW: Enables GPIO mode   |  |
| <b>POWER SUPPLY</b> |  |   |  |  |
| VCC                 | B4, B5, B7, B8, B10, B11, B13, E13, G2, G13, H2, H13, K2,N4, N5, N7, N10, N11, N13   | Power, 2.5 V ±5% / 3.3 V ±5%                          | Power supply pins  |  |
| <b>GROUND</b>       |  |   |  |  |
| GND                 | A5, A8, A11, B3, B6, B9, B12, C4, C7, C10, D12, F2, F13, G1, G12, G1, G12, H3, H14, J2, J13, L3, M5, M8, M11, N3, N6, N8, N9, N12, P4, P7, P10   | Ground  | Ground pins  |  |
| GND CenterPad       | E6, E7, E8, E9, E10, F5, F6, F7, F8, F9, F10, G5, G6, G7, G8, G9, G10, H5, H6, H7, H8, H9, H10, J5, J6, J7, J8, J9, J10, K5, K6, K7, K8, K9, K10 | Ground  | These pins must be connected to the GND plane.   |  |

**ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|                                     |  | VALUE / UNIT          |
|-------------------------------------|--|-----------------------|
| V <sub>CC</sub>                     | Supply voltage range <sup>(2)</sup>                                      | –0.3 V to 4 V         |
| V <sub>IN,DIFF</sub>                | Differential voltage between xINx_P and xINx_N                           | ±2.5 V                |
| V <sub>IN+, IN–</sub>               | Voltage at xINx_P and xINx_N   | –0.5 V to VCC + 0.5 V |
| V <sub>IO</sub>                     | Voltage on control I/O pins  | –0.3 V to VCC + 0.5 V |
| I <sub>IN+</sub> I <sub>IN–</sub>   | Continuous current at high-speed differential data inputs (differential) | –25 mA to 25 mA       |
| I <sub>OUT+</sub> I <sub>OUT–</sub> | Continuous current at high-speed differential data outputs               | –25 mA to 25 mA       |
| ESD                                 | Human-body model <sup>(3)</sup>  | All pins<br>2 kV      |
|                                     | Charged-device model <sup>(4)</sup>                                      | All pins<br>500 V     |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.

**THERMAL INFORMATION**

| THERMAL METRIC <sup>(1)</sup> |   | SN65LVCP114    | UNITS |
|-------------------------------|---|----------------|-------|
|                               |   | ZJA (167 PINS) |       |
| $\theta_{JA}$                 | Junction-to-ambient thermal resistance <sup>(2)</sup>       | 38.8           | °C/W  |
| $\theta_{JCTop}$              | Junction-to-case (top) thermal resistance <sup>(3)</sup>    | 7.55           |       |
| $\theta_{JB}$                 | Junction-to-board thermal resistance <sup>(4)</sup>         | 17.8           |       |
| $\psi_{JT}$                   | Junction-to-top characterization parameter <sup>(5)</sup>   | 0.2            |       |
| $\psi_{JB}$                   | Junction-to-board characterization parameter <sup>(6)</sup> | 17.5           |       |
| $\theta_{JCbot}$              | Junction-to-case (bottom) thermal resistance <sup>(7)</sup> | N/A            |       |

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

**RECOMMENDED OPERATING CONDITIONS**

| SPECIFICATION                                   | MIN                 | NOM                 | MAX                         | UNIT |
|---|---------------------|---------------------|-----------------------------|------|
| Operating data rate, dR                         |                     |                     | 14.2                        | Gbps |
| Supply voltage, $V_{CC}$ , 2.5-V nominal supply | 2.375               | 2.5                 | 2.625                       | V    |
| Supply voltage, $V_{CC}$ , 3.3-V nominal supply | 3.135               | 3.3                 | 3.465                       | V    |
| PSNR BG, bandgap circuitry PSNR, 10 Hz–10 GHz   | 20                  |                     |                             | dB   |
| <b>CONTROL INPUTS</b>                           |                     |                     |                             |      |
| $V_{IH}$ High-level input voltage               | $0.8 \times V_{CC}$ |                     |                             |      |
| $V_{IM}$ Mid-level input voltage                | $V_{CC}/2 - 0.3$    | $V_{CC}/2 + 0.3$    |                             | V    |
| $V_{IL}$ Low-level input voltage                |                     | $0.2 \times V_{CC}$ |                             | V    |
| $T_C$ Junction temperature <sup>(1)</sup>       | -10                 |                     | 125                         | °C   |
| Maximum Board Temperature <sup>(1)</sup>        |                     |                     | See <a href="#">Table 1</a> | °C   |

- (1) Use of  $\theta_{JB}$  and  $\psi_{JB}$  are recommended for thermal calculations. For more information about traditional and new thermal metrics, see *IC Package Thermal Metrics* application report, [SPRA953](#).



**ELECTRICAL CHARACTERISTICS ( $V_{CC}$  2.5 V  $\pm$ 5%)**

over operating conditions range. All parameters are referenced to package pins (unless otherwise noted).

| PARAMETER                |  | TEST CONDITIONS   | MIN  | TYP  | MAX | UNIT |
|--------------------------|--|---|------|------|-----|------|
| <b>POWER CONSUMPTION</b> |  |   |      |      |     |      |
| $P_{DL}$                 | Device power dissipation, loopback mode  | Ports A, B, and C in loopback mode with all 12 channels active. VOD = LOW                                     | 1800 | 2300 |     | mW   |
| $P_{DN}$                 | Device power dissipation, normal mode    | Device configured in mux-demux mode with 8 channels active. VOD = LOW   | 1400 | 1800 |     | mW   |
| $P_{DOFF}$               | Device power dissipation, lanes disabled | All 4 lanes disabled. See the I <sup>2</sup> C section for device configuration.                              | 50   |      |     | mW   |
| $P_{DSTB}$               | Device power dissipation, standby        | All 12 channels active, VOD = LOW, FAST_SW = HIGH. See the I <sup>2</sup> C section for device configuration. | 1800 | 2300 |     | mW   |

**ELECTRICAL CHARACTERISTICS ( $V_{CC}$  3.3 V  $\pm$ 5%)**

over operating conditions range. All parameters are referenced to package pins (unless otherwise noted).

| PARAMETER                |  | TEST CONDITIONS   | MIN  | TYP  | MAX | UNIT |
|--------------------------|--|---|------|------|-----|------|
| <b>POWER CONSUMPTION</b> |  |   |      |      |     |      |
| $P_{DL}$                 | Device power dissipation, loopback mode  | Ports A, B, and C in loopback mode with all 12 channels active. VOD = LOW                                 | 2500 | 3150 |     | mW   |
| $P_{DN}$                 | Device power dissipation, normal mode    | Device configured in mux-demux mode with 8 channels active. VOD = LOW                                     | 1800 | 2500 |     | mW   |
| $P_{DOFF}$               | Device power dissipation, lanes disabled | All 4 lanes disabled. See the I <sup>2</sup> C section for device configuration.                          | 50   |      |     | mW   |
| $P_{DSTB}$               | Device power dissipation, standby        | All 12 channels active, VOD = LOW, FAST_SW = HIGH. See I <sup>2</sup> C section for device configuration. | 2500 | 3150 |     | mW   |

**ELECTRICAL CHARACTERISTICS ( $V_{CC}$  3.3 V  $\pm$ 5%, 2.5 V  $\pm$ 5%)**

over operating conditions range. All parameters are referenced to package pins (unless otherwise noted).

| PARAMETER   |  | TEST CONDITIONS   | MIN | TYP <sup>(1)</sup> | MAX | UNIT              |
|---|--|---|-----|--------------------|-----|-------------------|
| <b>CMOS DC SPECIFICATIONS</b>   |  |   |     |                    |     |                   |
| $I_{IH}$  | High-level input current   | $V_{IN} = 0.9 \times V_{CC}$  |     |                    | 80  | $\mu$ A           |
| $I_{IL}$  | Low-level input current  | $V_{IN} = 0.1 \times V_{CC}$  | -80 |                    |     | $\mu$ A           |
| <b>CML INPUTS (AINP[3:0], AINN[3:0], BINP[3:0], BINN[3:0], CINP[3:0], CINN[3:0])</b>        |  |   |     |                    |     |                   |
| $r_{IN}$  | Differential input resistance  | IN <sub>X</sub> _P to IN <sub>X</sub> _N  |     | 100                |     | $\Omega$          |
| $V_{INPP}$  | Input linear dynamic range   | Gain = 0.5  |     | 1200               |     | mV <sub>pp</sub>  |
| $V_{ICM}$   | Common-mode input voltage  | Internally biased   |     | $V_{CC} - 0.3$     |     | V                 |
| SCD11   | Input differential to common-mode conversion                           | 100 MHz to 7.1GHz   |     | -25                |     | dB                |
| SDD11   | Differential input return loss   | 100 MHz to 7.1GHz   |     | -10                |     | dB                |
| <b>CML OUTPUTS (AOUTP[3:0], AOUTN[3:0], BOUTP[3:0], BOUTN[3:0], COUTP[3:0], COUTN[3:0])</b> |  |   |     |                    |     |                   |
| $V_{OD}$  | Output linear dynamic range  | $R_L = 100 \Omega$ , $V_{OD} = \text{High}$   |     | 1200               |     | mV <sub>pp</sub>  |
|   |  | $R_L = 100 \Omega$ , $V_{OD} = \text{Low}$  |     | 600                |     |                   |
| $V_{OS}$  | Output offset voltage  | $R_L = 100 \Omega$ , 0 V applied at inputs  |     |                    | 20  | mV <sub>pp</sub>  |
| $V_{CM,RIP}$  | Common-mode output ripple  | K28.5 pattern at 14.2 Gbps, no interconnect loss, $V_{OD} = \text{HIGH}$                  |     | 10                 | 20  | mV <sub>RMS</sub> |
| $V_{OD,RIP}$  | Differential path output ripple  | K28.5 pattern at 14.2Gbps, no interconnect loss, $V_{IN} = 1200$ mVpp. Outputs squelched. |     |                    | 20  | mV <sub>pp</sub>  |
| $V_{OCM}$   | Output common mode voltage   | See Figure 4  |     | $V_{CC} - 0.35$    |     | V                 |
| $V_{OC(SS)}$  | Change in steady-state common-mode output voltage between logic states |   |     | $\pm 10$           |     | mV                |
| $t_{PLH}$   | Low-to-high propagation delay  | See Figure 5  |     | 200                |     | ps                |
| $t_{PHL}$   | High-to-low propagation delay  |   |     | 200                |     | ps                |
| $t_{SK(O)}$   | Inter-pair output skew <sup>(2)</sup>                                  | All outputs terminated with 100 $\Omega$ . See Figure 7                                   |     | 50                 |     | ps                |

(1) All typical values are at 25°C and with 2.5-V and 3.3-V supply, unless otherwise noted.

(2)  $t_{SK(O)}$  is the magnitude of the time difference between the channels within a Port. For more information, see SN65LVCP114 Guidelines for Skew Compensation, [SLLA323](#).

**ELECTRICAL CHARACTERISTICS (V<sub>CC</sub> 3.3 V ±5%, 2.5 V ±5%) (continued)**

over operating conditions range. All parameters are referenced to package pins (unless otherwise noted).

| PARAMETER            |  | TEST CONDITIONS   | MIN | TYP <sup>(1)</sup> | MAX  | UNIT              |
|----------------------|--|---|-----|--------------------|------|-------------------|
| t <sub>SK(PP)</sub>  | Part-to-part skew <sup>(3)</sup>                 |   |     |                    | 100  | ps                |
| t <sub>R</sub>       | Rise time  | Input signal with 30ps rise time, 20% to 80%. See <a href="#">Figure 6</a>  |     | 31                 |      | ps                |
| t <sub>F</sub>       | Fall time  | Input signal with 30ps fall time, 20% to 80%. See <a href="#">Figure 6</a>  |     | 31                 |      | ps                |
| SDD22                | Differential output return loss                  | 100 MHz to 7.1GHz   |     | -10                |      | dB                |
| SCC22                | Common-mode output return loss                   | 100 MHz to 7.1GHz   |     | -5                 |      | dB                |
| t <sub>SM</sub>      | Multiplexer switch time                          | Mux to valid output (idle outputs are squelched)  |     | 100                |      | ns                |
| t <sub>SM1</sub>     |  | Mux to valid output (idle outputs are turned off)   |     | 10                 |      | μs                |
| Ch <sub>iso</sub>    | Channel-to-channel isolation <sup>(4)</sup>      | Frequency at 5.1625 GHz   |     | 52.2               |      | dB                |
|                      |  | Frequency at 7.1GHz   |     | 43.5               |      |                   |
| OUT <sub>NOISE</sub> | Output referred noise                            | 10 MHz to 7.1 GHz. No other noise source present.<br>V <sub>OD</sub> = LOW  |     |                    | 1500 | μV <sub>RMS</sub> |
|                      |  | 10 MHz to 7.1 GHz. No other noise source present.<br>V <sub>OD</sub> = HIGH   |     |                    | 3000 |                   |
| V <sub>pre</sub>     | Output pre-cursor pre-emphasis                   | Input signal with 3.75 pre-cursor and measured on the output signal. See <a href="#">Figure 8</a> . V <sub>pre</sub> = 20 log(V3/V2)        |     | 5                  |      | dB                |
| V <sub>pst</sub>     | Output post-cursor pre-emphasis                  | Input signal with 12 dB post-cursor and measure it on the output signal.<br>See <a href="#">Figure 8</a> . V <sub>pst</sub> = 20 log(V1/V2) |     | 14                 |      | dB                |
| r <sub>OT</sub>      | Single-ended output resistance                   | Single-ended on-chip terminations to VCC, outputs are ac-coupled  |     | 50                 |      | Ω                 |
| r <sub>OM</sub>      | Output termination mismatch at 1 MHz             | $\Delta rom = 2 \times \frac{rp - rn}{rp + rn} \times 100$  |     |                    | 5    | %                 |
| <b>EQUALIZATION</b>  |  |   |     |                    |      |                   |
| EQ <sub>Gain</sub>   | At 7.1 GHz input signal                          | Equalization gain, EQ = MAX   |     | 10                 | 15   | dB                |
| DJ1                  | TX residual deterministic jitter at 10.3125 Gbps | Tx launch amplitude = 0.6Vpp, EQ=1.3dB, VOD and GAIN are High. Test Channel = 0". See <a href="#">Figure 10</a> .                           |     | 0.08               |      | Ulp-p             |
| DJ2                  | TX residual deterministic jitter at 14.2 Gbps    | Tx launch Amplitude = 0.6 Vpp, EQ=1.3dB, VOD and GAIN are High. Test Channel = 0". See <a href="#">Figure 10</a> .                          |     | 0.06               |      | Ulp-p             |
| DJ3                  | RX residual deterministic jitter at 10.3125 Gbps | Tx Launch Amplitude = 0.6 Vpp, test channel = 12" (9dB loss at 5GHz), EQ=13.9dB, VOD and GAIN are High. See <a href="#">Figure 9</a> .      |     | 0.04               |      | Ulp-p             |
| DJ4                  | RX residual deterministic Jitter at 14.2 Gbps    | Tx Launch Amplitude = 0.6 Vpp, test channel = 8" (9dB loss at 7GHz), EQ=13.9dB, VOD=LOW and GAIN=HIGH. See <a href="#">Figure 9</a> .       |     | 0.08               |      | Ulp-p             |

- (3) t<sub>SK(PP)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (4) All noise sources added.


**Table 1. RECOMMENDED MAXIMUM BOARD TEMPERATURE**

| LOOP_A | LOOP_B | LOOP_C | DIAG | Maximum Board Temperature <sup>(1)</sup> |                        |                        |                                |
|--------|--------|--------|------|--|------------------------|------------------------|--------------------------------|
|        |        |        |      | V <sub>CC</sub> = 2.5V                   |                        | V <sub>CC</sub> = 3.3V |                                |
|        |        |        |      | V <sub>OD</sub> = LOW                    | V <sub>OD</sub> = HIGH | V <sub>OD</sub> = LOW  | V <sub>OD</sub> = HIGH         |
| LOW    | LOW    | LOW    | LOW  | 85°C                                     | 85°C                   | 85°C                   | 75°C                           |
| LOW    | LOW    | LOW    | HIGH | 85°C                                     | 85°C                   | 75°C                   | System Specific <sup>(2)</sup> |
| LOW    | LOW    | HIGH   | LOW  | 85°C                                     | 85°C                   | 85°C                   | 75°C                           |
| LOW    | LOW    | HIGH   | HIGH | 85°C                                     | 85°C                   | 85°C                   | 75°C                           |
| LOW    | HIGH   | LOW    | LOW  | 85°C                                     | 85°C                   | 75°C                   | System Specific <sup>(2)</sup> |
| LOW    | HIGH   | LOW    | HIGH | 85°C                                     | 85°C                   | 75°C                   | System Specific <sup>(2)</sup> |
| LOW    | HIGH   | HIGH   | LOW  | 85°C                                     | 85°C                   | 75°C                   | System Specific <sup>(2)</sup> |
| LOW    | HIGH   | HIGH   | HIGH | 85°C                                     | 85°C                   | 75°C                   | System Specific <sup>(2)</sup> |
| HIGH   | LOW    | LOW    | LOW  | 85°C                                     | 85°C                   | 85°C                   | 75°C                           |
| HIGH   | LOW    | LOW    | HIGH | 85°C                                     | 85°C                   | 75°C                   | System Specific <sup>(2)</sup> |
| HIGH   | LOW    | HIGH   | LOW  | 85°C                                     | 85°C                   | 85°C                   | 75°C                           |
| HIGH   | LOW    | HIGH   | HIGH | 85°C                                     | 85°C                   | 75°C                   | System Specific <sup>(2)</sup> |
| HIGH   | HIGH   | LOW    | LOW  | 85°C                                     | 85°C                   | 75°C                   | System Specific <sup>(2)</sup> |
| HIGH   | HIGH   | LOW    | HIGH | 85°C                                     | 85°C                   | 75°C                   | System Specific <sup>(2)</sup> |
| HIGH   | HIGH   | HIGH   | LOW  | 85°C                                     | 85°C                   | 75°C                   | System Specific <sup>(2)</sup> |
| HIGH   | HIGH   | HIGH   | HIGH | 85°C                                     | 85°C                   | 75°C                   | System Specific <sup>(2)</sup> |


(1) Maximum board temperature is allowed as long as the device maximum junction temperature is not exceeded.

(2) Texas Instruments recommends a system thermal and device use case power analysis to decide possible use of a heat sink.


**PARAMETER MEASUREMENT INFORMATION**




**Figure 4. Common-Mode Output-Voltage Test Circuit**



**Figure 5. Propagation Delay, Input to Output**



**Figure 6. Output Rise and Fall Times**



**Figure 7. Output Inter-Pair Skew**

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 8. Vpre and Vpost [The Test Pattern is 1111111100000000 (Eight 1s, Eight 0s)]




Figure 9. Receive-Side Performance Test Circuit




Figure 10. Transmit-Side Performance Test Circuit

**PARAMETER MEASUREMENT INFORMATION (continued)**  
**EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**




Figure 11. Equivalent Input Circuit Design




Figure 12. 3-Level Input Biasing Network

**FUNCTIONAL DEFINITIONS**


Table 2. Loopback, DIAG, and SEL Controls

| Loop_A | Loop_B | Loop_C | DIAG | SEL[3:0] | Output Port A  | Output Port B  | Output Port C  |
|--------|--------|--------|------|----------|----------------|----------------|----------------|
| 0      | 0      | 0      | 0    | 0        | In_Port_C[3:0] | idle           | In_Port_A[3:0] |
| 0      | 0      | 0      | 0    | 1        | idle           | In_Port_C[3:0] | In_Port_B[3:0] |
| 0      | 0      | 0      | 1    | 0        | In_Port_C[3:0] | In_Port_C[3:0] | In_Port_A[3:0] |
| 0      | 0      | 0      | 1    | 1        | In_Port_C[3:0] | In_Port_C[3:0] | In_Port_B[3:0] |
| 0      | 0      | 1      | 0    | 0        | In_Port_C[3:0] | Idle           | In_Port_C[3:0] |
| 0      | 0      | 1      | 0    | 1        | Idle           | In_Port_C[3:0] | In_Port_C[3:0] |
| 0      | 0      | 1      | 1    | 0        | In_Port_C[3:0] | In_Port_C[3:0] | In_Port_C[3:0] |
| 0      | 0      | 1      | 1    | 1        | In_Port_C[3:0] | In_Port_C[3:0] | In_Port_C[3:0] |
| 0      | 1      | 0      | 0    | 0        | In_Port_C[3:0] | In_Port_B[3:0] | In_Port_A[3:0] |
| 0      | 1      | 0      | 0    | 1        | Idle           | In_Port_B[3:0] | In_Port_B[3:0] |
| 0      | 1      | 0      | 1    | 0        | In_Port_C[3:0] | In_Port_B[3:0] | In_Port_A[3:0] |
| 0      | 1      | 0      | 1    | 1        | In_Port_C[3:0] | In_Port_B[3:0] | In_Port_B[3:0] |
| 0      | 1      | 1      | 0    | 0        | In_Port_C[3:0] | In_Port_B[3:0] | In_Port_C[3:0] |
| 0      | 1      | 1      | 0    | 1        | Idle           | In_Port_B[3:0] | In_Port_C[3:0] |
| 0      | 1      | 1      | 1    | 0        | In_Port_C[3:0] | In_Port_B[3:0] | In_Port_C[3:0] |
| 0      | 1      | 1      | 1    | 1        | In_Port_C[3:0] | In_Port_B[3:0] | In_Port_C[3:0] |
| 1      | 0      | 0      | 0    | 0        | In_Port_A[3:0] | Idle           | In_Port_A[3:0] |
| 1      | 0      | 0      | 0    | 1        | In_Port_A[3:0] | In_Port_C[3:0] | In_Port_B[3:0] |
| 1      | 0      | 0      | 1    | 0        | In_Port_A[3:0] | In_Port_C[3:0] | In_Port_A[3:0] |
| 1      | 0      | 0      | 1    | 1        | In_Port_A[3:0] | In_Port_C[3:0] | In_Port_B[3:0] |
| 1      | 0      | 1      | 0    | 0        | In_Port_A[3:0] | Idle           | In_Port_C[3:0] |
| 1      | 0      | 1      | 0    | 1        | In_Port_A[3:0] | In_Port_C[3:0] | In_Port_C[3:0] |
| 1      | 0      | 1      | 1    | 0        | In_Port_A[3:0] | In_Port_C[3:0] | In_Port_C[3:0] |
| 1      | 0      | 1      | 1    | 1        | In_Port_A[3:0] | In_Port_C[3:0] | In_Port_C[3:0] |

**PARAMETER MEASUREMENT INFORMATION (continued)**

**Table 2. Loopback, DIAG, and SEL Controls (continued)**

| Loop_A | Loop_B | Loop_C | DIAG | SEL[3:0] | Output Port A  | Output Port B  | Output Port C  |
|--------|--------|--------|------|----------|----------------|----------------|----------------|
| 1      | 1      | 0      | 0    | 0        | In_Port_A[3:0] | In_Port_B[3:0] | In_Port_A[3:0] |
| 1      | 1      | 0      | 0    | 1        | In_Port_A[3:0] | In_Port_B[3:0] | In_Port_B[3:0] |
| 1      | 1      | 0      | 1    | 0        | In_Port_A[3:0] | In_Port_B[3:0] | In_Port_A[3:0] |
| 1      | 1      | 0      | 1    | 1        | In_Port_A[3:0] | In_Port_B[3:0] | In_Port_B[3:0] |
| 1      | 1      | 1      | 0    | 0        | In_Port_A[3:0] | In_Port_B[3:0] | In_Port_C[3:0] |



**Figure 13. Loopback Mode**




Figure 14. Diagnostic Mode




**Table 3. Overall Gain Settings**


| Gain_x | Input Gain [dB] | VOD_x | VOD Gain [dB] | EQ[x]0 | EQ[x]1 | Total DC gain [dB] | Total EQ gain (7 GHz) [dB] |
|--------|-----------------|-------|---------------|--------|--------|--------------------|----------------------------|
| LOW    | -6              | LOW   | 1             | LOW    | LOW    | -5                 | 1.3                        |
| LOW    | -6              | LOW   | 1             | LOW    | HiZ    | -5                 | 2                          |
| LOW    | -6              | LOW   | 1             | LOW    | HIGH   | -5                 | 3.6                        |
| LOW    | -6              | LOW   | 1             | HiZ    | LOW    | -8                 | 5                          |
| LOW    | -6              | LOW   | 1             | HiZ    | HiZ    | -8                 | 6.5                        |
| LOW    | -6              | LOW   | 1             | HiZ    | HIGH   | -8                 | 8.3                        |
| LOW    | -6              | LOW   | 1             | HIGH   | LOW    | -11                | 10                         |
| LOW    | -6              | LOW   | 1             | HIGH   | HiZ    | -11                | 11.9                       |
| LOW    | -6              | LOW   | 1             | HIGH   | HIGH   | -11                | 13.9                       |
| LOW    | -6              | HIGH  | 6.8           | LOW    | LOW    | 0.8                | 1.3                        |
| LOW    | -6              | HIGH  | 6.8           | LOW    | HiZ    | 0.8                | 2                          |
| LOW    | -6              | HIGH  | 6.8           | LOW    | HIGH   | 0.8                | 3.6                        |
| LOW    | -6              | HIGH  | 6.8           | HiZ    | LOW    | -2.2               | 5                          |
| LOW    | -6              | HIGH  | 6.8           | HiZ    | HiZ    | -2.2               | 6.5                        |
| LOW    | -6              | HIGH  | 6.8           | HiZ    | HIGH   | -2.2               | 8.3                        |
| LOW    | -6              | HIGH  | 6.8           | HIGH   | LOW    | -5.2               | 10                         |
| LOW    | -6              | HIGH  | 6.8           | HIGH   | HiZ    | -5.2               | 11.9                       |
| LOW    | -6              | HIGH  | 6.8           | HIGH   | HIGH   | -5.2               | 13.9                       |
| HIGH   | 0               | LOW   | 1             | LOW    | LOW    | 1                  | 1.3                        |
| HIGH   | 0               | LOW   | 1             | LOW    | HiZ    | 1                  | 2                          |
| HIGH   | 0               | LOW   | 1             | LOW    | HIGH   | 1                  | 3.6                        |
| HIGH   | 0               | LOW   | 1             | HiZ    | LOW    | -2                 | 5                          |
| HIGH   | 0               | LOW   | 1             | HiZ    | HiZ    | -2                 | 6.5                        |
| HIGH   | 0               | LOW   | 1             | HiZ    | HIGH   | -2                 | 8.3                        |
| HIGH   | 0               | LOW   | 1             | HIGH   | LOW    | -5                 | 10                         |
| HIGH   | 0               | LOW   | 1             | HIGH   | HiZ    | -5                 | 11.9                       |
| HIGH   | 0               | LOW   | 1             | HIGH   | HIGH   | -5                 | 13.9                       |
| HIGH   | 0               | HIGH  | 6.8           | LOW    | LOW    | 6.8                | 1.3                        |
| HIGH   | 0               | HIGH  | 6.8           | LOW    | HiZ    | 6.8                | 2                          |
| HIGH   | 0               | HIGH  | 6.8           | LOW    | HIGH   | 6.8                | 3.6                        |
| HIGH   | 0               | HIGH  | 6.8           | HiZ    | LOW    | 3.8                | 5                          |
| HIGH   | 0               | HIGH  | 6.8           | HiZ    | HiZ    | 3.8                | 6.5                        |
| HIGH   | 0               | HIGH  | 6.8           | HiZ    | HIGH   | 3.8                | 8.3                        |
| HIGH   | 0               | HIGH  | 6.8           | HIGH   | LOW    | 0.8                | 10                         |
| HIGH   | 0               | HIGH  | 6.8           | HIGH   | HiZ    | 0.8                | 11.9                       |
| HIGH   | 0               | HIGH  | 6.8           | HIGH   | HIGH   | 0.8                | 13.9                       |

**TYPICAL CHARACTERISTICS**


Typical operating condition is at  $V_{CC} = 2.5\text{ V}$  and  $T_A = 25^\circ\text{C}$ , no interconnect line at the output, and with default device settings (unless otherwise noted).



**Figure 15. Typical EQ Gain Profile Curve**



**Figure 16. Differential Input Return Loss**



**Figure 17. Differential to Common-Mode Conversion**

**TYPICAL CHARACTERISTICS (continued)**

Typical operating condition is at  $V_{CC} = 2.5\text{ V}$  and  $T_A = 25^\circ\text{C}$ , no interconnect line at the output, and with default device settings (unless otherwise noted).




Figure 18. Differential Output Return Loss




Figure 19. Common-Mode Output Return Loss





Figure 20. Transmit-Side Typical Application

**TYPICAL CHARACTERISTICS (continued)**

Typical operating condition is at  $V_{CC} = 2.5\text{ V}$  and  $T_A = 25^\circ\text{C}$ , no interconnect line at the output, and with default device settings (unless otherwise noted).



**Figure 21. Receive-Side Typical Application**

## APPLICATION INFORMATION

### TWO-WIRE SERIAL INTERFACE AND CONTROL LOGIC

The SN65LVCP114 uses a 2-wire serial interface for digital control. The two circuit inputs, SDA and SCL, are driven, respectively, by the serial data and serial clock from a microprocessor, for example. The SDA and SCL pins require external 10-k $\Omega$  pullups to  $V_{CC}$ .

The 2-wire interface allows write access to the internal memory map to modify control registers and read access to read out the control signals. The SN65LVCP114 is a slave device only, which means that it cannot initiate a transmission itself; it always relies on the availability of the SCL signal for the duration of the transmission. The master device provides the clock signal as well as the START and STOP commands. The protocol for a data transmission is as follows:

1. START command
2. 7-bit slave address (0000ADD[2:0]) followed by an 8th bit which is the data direction bit (R/W). A zero indicates a WRITE and a 1 indicates a READ. The ADD[2:0] address bits change with the status of the ADD2, ADD1, and ADD0 device pins, respectively. If the pins are left floating or pulled down, the 7-bit slave address is 0000000.
3. 8-bit register address
4. 8-bit register data word
5. STOP command

Regarding timing, the SN65LVCP114 is I<sup>2</sup>C compatible. The typical timing is shown in [Figure 22](#), and a complete data transfer is shown in [Figure 23](#). Parameters for [Figure 22](#) are defined in [Table 4](#).


**Bus Idle:** Both SDA and SCL lines remain HIGH

**Start data transfer:** A change in the state of the SDA line, from HIGH to LOW, while the SCL line is HIGH, defines a START condition (S). Each data transfer is initiated with a START condition.

**Stop Data Transfer:** A change in the state of the SDA line from LOW to HIGH while the SCL line is HIGH defines a STOP condition (P). Each data transfer is terminated with a STOP condition; however, if the master still must communicate on the bus, it can generate a repeated START condition and address another slave without first generating a STOP condition.

**Data Transfer:** The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The receiver acknowledges the transfer of data.


**Acknowledge:** Each receiving device, when addressed, is obliged to generate an acknowledge bit. The transmitter releases the SDA line, and a device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Setup and hold times must be taken into account. When a slave-receiver does not acknowledge the slave address, the data line must be left HIGH by the slave. The master can then generate a STOP condition to abort the transfer. If the slave-receiver does acknowledge the slave address but some time later in the transfer cannot receive any more data bytes, the master must abort the transfer. This is indicated by the slave generating the not acknowledge on the first byte to follow. The slave leaves the data line HIGH and the master generates the STOP condition.



**Figure 22. Two-Wire Serial Interface Timing Diagram**

**Table 4. Two-Wire Serial Interface Timing Diagram Definitions**

| SYMBOL      | PARAMETER  | MIN | MAX | UNIT    |
|-------------|--|-----|-----|---------|
| $f_{SCL}$   | SCL clock frequency  |     | 400 | kHz     |
| $t_{BUF}$   | Bus free time between START and STOP conditions  | 1.3 |     | $\mu$ s |
| $t_{HDSTA}$ | Hold time after repeated START condition. After this period, the first clock pulse is generated. | 0.6 |     | $\mu$ s |
| $t_{LOW}$   | Low period of the SCL clock  | 1.3 |     | $\mu$ s |
| $t_{HIGH}$  | High period of the SCL clock   | 0.6 |     | $\mu$ s |
| $t_{SUSTA}$ | Setup time for a repeated START condition  | 0.6 |     | $\mu$ s |
| $t_{HDDAT}$ | Data hold time   | 0   |     | $\mu$ s |
| $t_{SUDAT}$ | Data setup time  | 100 |     | ns      |
| $t_R$       | Rise time of both SDA and SCL signals  |     | 300 | ns      |
| $t_F$       | Fall time of both SDA and SCL signals  |     | 300 | ns      |
| $t_{SUSTO}$ | Setup time for STOP condition  | 0.6 |     | $\mu$ s |


**Figure 23. Two-wire Serial Interface Data Transfer**

## SN65LVCP114 Register Mapping Information

| Register 0x00 (General Device Settings) R/W |         |       |       |       |       |       |       |
|---|---------|-------|-------|-------|-------|-------|-------|
| Bit 7                                       | Bit 6   | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| SW_GPIO                                     | PWRDOWN |       |       |       |       |       | RSVD  |

| Register 0x01 (Device Control Settings) R/W |         |         |         |        |        |        |        |
|---|---------|---------|---------|--------|--------|--------|--------|
| Bit 7                                       | Bit 6   | Bit 5   | Bit 4   | Bit 3  | Bit 2  | Bit 1  | Bit 0  |
| DIAG  | LOOP[C] | LOOP[B] | LOOP[A] | SEL[3] | SEL[2] | SEL[1] | SEL[0] |

| Register 0x02 (Port A Control Settings) R/W |           |           |           |         |       |       |         |
|---|-----------|-----------|-----------|---------|-------|-------|---------|
| Bit 7                                       | Bit 6     | Bit 5     | Bit 4     | Bit 3   | Bit 2 | Bit 1 | Bit 0   |
| OUT_DIS_0                                   | OUT_DIS_1 | OUT_DIS_2 | OUT_DIS_3 | FAST_SW | RSVD  |       | DIS_AGC |

| Register 0x03 (Port A Input Settings) R/W |       |       |       |       |       |       |       |
|---|-------|-------|-------|-------|-------|-------|-------|
| Bit 7                                     | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| INOFF                                     | RSVD  | RSVD  | RSVD  | EQ3   | EQ2   | EQ1   | EQ0   |

| Register 0x04 (Port A Output Settings) R/W |       |       |       |       |       |       |       |
|--|-------|-------|-------|-------|-------|-------|-------|
| Bit 7                                      | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|  |       | VOD1  | VOD0  |       |       | GAIN1 | GAIN0 |

| Register 0x06 (Port B Control Settings) R/W |           |           |           |         |       |       |         |
|---|-----------|-----------|-----------|---------|-------|-------|---------|
| Bit 7                                       | Bit 6     | Bit 5     | Bit 4     | Bit 3   | Bit 2 | Bit 1 | Bit 0   |
| OUT_DIS_0                                   | OUT_DIS_1 | OUT_DIS_2 | OUT_DIS_3 | FAST_SW | RSVD  |       | DIS_AGC |

| <b>Register 0x07 (Port B Input Settings) R/W</b> |       |       |       |       |       |       |       |
|--|-------|-------|-------|-------|-------|-------|-------|
| Bit 7  | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| INOFF  | RSVD  | RSVD  | RSVD  | EQ3   | EQ2   | EQ1   | EQ0   |

| <b>Register 0x08 (Port B Output Settings) R/W</b> |       |       |       |       |       |       |       |
|---|-------|-------|-------|-------|-------|-------|-------|
| Bit 7   | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|   |       | VOD1  | VOD0  |       |       | GAIN1 | GAIN0 |

| <b>Register 0x0A (Port C Control Settings) R/W</b> |           |           |           |         |       |       |         |
|--|-----------|-----------|-----------|---------|-------|-------|---------|
| Bit 7  | Bit 6     | Bit 5     | Bit 4     | Bit 3   | Bit 2 | Bit 1 | Bit 0   |
| OUT_DIS_0  | OUT_DIS_1 | OUT_DIS_2 | OUT_DIS_3 | FAST_SW | RSVD  |       | DIS_AGC |

| <b>Register 0x0B (Port C Input Settings) R/W</b> |       |       |       |       |       |       |       |
|--|-------|-------|-------|-------|-------|-------|-------|
| Bit 7  | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| INOFF  | RSVD  | RSVD  | RSVD  | EQ3   | EQ2   | EQ1   | EQ0   |

| <b>Register 0x0C (Port C Output Settings) R/W</b> |       |       |       |       |       |       |       |
|---|-------|-------|-------|-------|-------|-------|-------|
| Bit 7   | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|   |       | VOD1  | VOD0  |       |       | GAIN1 | GAIN0 |

| <b>Register 0x0D (Reserved Settings) R/W</b> |       |       |       |       |       |       |       |
|--|-------|-------|-------|-------|-------|-------|-------|
| Bit 7  | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| RSVD   | RSVD  | RSVD  | RSVD  | RSVD  | RSVD  | RSVD  | RSVD  |

| <b>Register 0x0F (Reserved Settings) Read Only</b> |       |       |       |       |       |       |       |
|--|-------|-------|-------|-------|-------|-------|-------|
| Bit 7  | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| RSVD   | RSVD  | RSVD  | RSVD  | RSVD  | RSVD  | RSVD  | RSVD  |

| <b>Register 0x10 (Polarity Control Settings for Port A and B) R/W</b> |          |          |          |          |          |          |          |
|---|----------|----------|----------|----------|----------|----------|----------|
| Bit 7   | Bit 6    | Bit 5    | Bit 4    | Bit 3    | Bit 2    | Bit 1    | Bit 0    |
| POL_B[3]  | POL_B[2] | POL_B[1] | POL_B[0] | POL_A[3] | POL_A[2] | POL_A[1] | POL_A[0] |

| <b>Register 0x11 (Polarity Control Settings for Port C) R/W</b> |       |       |       |          |          |          |          |
|---|-------|-------|-------|----------|----------|----------|----------|
| Bit 7   | Bit 6 | Bit 5 | Bit 4 | Bit 3    | Bit 2    | Bit 1    | Bit 0    |
|   |       |       |       | POL_C[3] | POL_C[2] | POL_C[1] | POL_C[0] |

| <b>Register 0x12 (Lane Enable) R/W</b> |       |       |       |          |          |          |          |
|--|-------|-------|-------|----------|----------|----------|----------|
| Bit 7                                  | Bit 6 | Bit 5 | Bit 4 | Bit 3    | Bit 2    | Bit 1    | Bit 0    |
|  |       |       |       | LN_EN[3] | LN_EN[2] | LN_EN[1] | LN_EN[0] |

**Table 5. SN65LVCP114 Register Descriptions**

| REGISTER | BIT | SYMBOL  | FUNCTION   | DEFAULT  |
|----------|-----|---------|--|----------|
| 0x00     | 7   | SW_GPIO | Switching logic is controlled by GPIO or I <sup>2</sup> C:<br>1 = GPIO control<br>0 = I <sup>2</sup> C control | 00000000 |
|          | 6   | PWRDOWN | Power down the device:<br>0 = Normal operation<br>1 = Power down   |          |
|          | 5   |         |  |          |
|          | 4   |         |  |          |
|          | 3   |         |  |          |
|          | 2   |         |  |          |
|          | 1   |         |  |          |
|          | 0   | RSVD    | For TI use only  |          |
| 0x01     | 7   | DIAG    | Enables Diag Mode:<br>0 = Disable<br>1 = Enable  | 00000000 |
|          | 6   | LOOP[C] | Enables port C loopback:<br>0 = Disable<br>1 = Enable  |          |
|          | 5   | LOOP[B] | Enables port B loopback:<br>0 = Disable<br>1 = Enable  |          |
|          | 4   | LOOP[A] | Enables port A loopback:<br>0 = Disable<br>1 = Enable  |          |
|          | 3   | SEL[3]  | Lane 3, port A/port B switch control:<br>0 = Port A selected<br>1 = Port B selected                            |          |
|          | 2   | SEL[2]  | Lane 2, port A/port B switch control:<br>0 = Port A selected<br>1 = Port B selected                            |          |
|          | 1   | SEL[1]  | Lane 1, port A/port B switch control:<br>0 = Port A selected<br>1 = Port B selected                            |          |
|          | 0   | SEL[0]  | Lane 0, port A/port B switch control:<br>0 = Port A selected<br>1 = Port B selected                            |          |



**Table 5. SN65LVCP114 Register Descriptions (continued)**

| REGISTER             | BIT   | SYMBOL   | FUNCTION  |     |     |     |      |               |  | DEFAULT  |
|----------------------|-------|----------|---|-----|-----|-----|------|---------------|--|----------|
| 0x02<br>0x06<br>0x0A | 7     | OUT_DIS0 | Disables output lane 0:<br>0 = Enable<br>1 = Disable  |     |     |     |      |               |  | 00001100 |
|                      | 6     | OUT_DIS1 | Disables output lane 1:<br>0 = Enable<br>1 = Disable  |     |     |     |      |               |  |          |
|                      | 5     | OUT_DIS2 | Disables output lane 2:<br>0 = Enable<br>1 = Disable  |     |     |     |      |               |  |          |
|                      | 4     | OUT_DIS3 | Disables output lane 3:<br>0 = Enable<br>1 = Disable  |     |     |     |      |               |  |          |
|                      | 3     | FAST_SW  | Fast switch:<br>0 = Idle outputs are disabled (save power)<br>1 = Idle outputs are squelched (fast switch time)         |     |     |     |      |               |  |          |
|                      | 2     | RSVD     | For TI use only   |     |     |     |      |               |  |          |
|                      | 1     |          |   |     |     |     |      |               |  |          |
|                      | 0     | DIS_AGC  | AGC loop:<br>0 = Enable<br>1 = Disable  |     |     |     |      |               |  |          |
| 0x03<br>0x07<br>0x0B | 7     | IN_OFF   | Power down input stages:<br>0 = Normal<br>1 = Power down  |     |     |     |      |               |  | 00000000 |
|                      | 6     | RSVD     | For TI use only   |     |     |     |      |               |  |          |
|                      | 5     | RSVD     | For TI use only   |     |     |     |      |               |  |          |
|                      | 4     | RSVD     | For TI use only   |     |     |     |      |               |  |          |
|                      | 3     | EQ3      |   | EQ3 | EQ2 | EQ1 | EQ0  | Peaking in dB |  |          |
|                      | 2     | EQ2      |   | 0   | x   | x   | x    | 1.3           |  |          |
|                      | 1     | EQ1      |   | 1   | 0   | 0   | 0    | 2             |  |          |
|                      |       |          |   | 1   | 0   | 0   | 1    | 3.6           |  |          |
|                      | 0     | EQ0      |   | 1   | 0   | 1   | 0    | 5             |  |          |
|                      |       |          |   | 1   | 0   | 1   | 1    | 6.5           |  |          |
|                      |       |          |   | 1   | 1   | 0   | 0    | 8.3           |  |          |
|                      |       |          | 1   | 1   | 0   | 1   | 10   |               |  |          |
|                      |       |          | 1   | 1   | 1   | 0   | 11.9 |               |  |          |
|                      |       |          | 1   | 1   | 1   | 1   | 13.9 |               |  |          |
| 0x04<br>0x08<br>0x0C | 7     |          |   |     |     |     |      |               |  | 00000000 |
|                      | 6     |          |   |     |     |     |      |               |  |          |
|                      | 5     | VOD1     | VOD control [VOD1:VOD0]:<br>00 = 1200 mV maximum<br>01 = 600 mV maximum<br>10 = 1200 mV maximum<br>11 = 1200 mV maximum |     |     |     |      |               |  |          |
|                      | 4     | VOD0     |   |     |     |     |      |               |  |          |
|                      | 3     |          |   |     |     |     |      |               |  |          |
|                      | 2     |          |   |     |     |     |      |               |  |          |
|                      | 1     | GAIN1    | GAIN control [GAIN1:GAIN0]:<br>00 = 0.5<br>01 = 1<br>10 = 0.5<br>11 = 1   |     |     |     |      |               |  |          |
| 0                    | GAIN0 |          |   |     |     |     |      |               |  |          |

**Table 5. SN65LVCP114 Register Descriptions (continued)**

| REGISTER             | BIT | SYMBOL   | FUNCTION  | DEFAULT  |
|----------------------|-----|----------|---|----------|
| 0x05<br>0x09<br>0x0E | 7   |          |   | 00000000 |
|                      | 6   |          |   |          |
|                      | 5   |          |   |          |
|                      | 4   |          |   |          |
|                      | 3   |          |   |          |
|                      | 2   |          |   |          |
|                      | 1   |          |   |          |
|                      | 0   |          |   |          |
| 0x0D                 | 7   | RSVD     | For TI use only   | 00000000 |
|                      | 6   | RSVD     | For TI use only   |          |
|                      | 5   | RSVD     | For TI use only   |          |
|                      | 4   | RSVD     | For TI use only   |          |
|                      | 3   | RSVD     | For TI use only   |          |
|                      | 2   | RSVD     | For TI use only   |          |
|                      | 1   | RSVD     | For TI use only   |          |
|                      | 0   | RSVD     | For TI use only   |          |
| 0x0F                 | 7   | RSVD     | For TI use only   | 00010001 |
|                      | 6   | RSVD     | For TI use only   |          |
|                      | 5   | RSVD     | For TI use only   |          |
|                      | 4   | RSVD     | For TI use only   |          |
|                      | 3   | RSVD     | For TI use only   |          |
|                      | 2   | RSVD     | For TI use only   |          |
|                      | 1   | RSVD     | For TI use only   |          |
|                      | 0   | RSVD     | For TI use only   |          |
| 0x10                 | 7   | POL_B[3] | Polarity switch of output lane 3 of port B:<br>0 = Normal<br>1 = Switched | 00000000 |
|                      | 6   | POL_B[2] | Polarity switch of output lane 2 of port B:<br>0 = Normal<br>1 = Switched |          |
|                      | 5   | POL_B[1] | Polarity switch of output lane 1 of port B:<br>0 = Normal<br>1 = Switched |          |
|                      | 4   | POL_B[0] | Polarity switch of output lane 0 of port B:<br>0 = Normal<br>1 = Switched |          |
|                      | 3   | POL_A[3] | Polarity switch of output lane 3 of port A:<br>0 = Normal<br>1 = Switched |          |
|                      | 2   | POL_A[2] | Polarity switch of output lane 2 of port A:<br>0 = Normal<br>1 = Switched |          |
|                      | 1   | POL_A[1] | Polarity switch of output lane 1 of port A:<br>0 = Normal<br>1 = Switched |          |
|                      | 0   | POL_A[0] | Polarity switch of output lane 0 of port A:<br>0 = Normal<br>1 = Switched |          |

**Table 5. SN65LVCP114 Register Descriptions (continued)**

| REGISTER | BIT | SYMBOL   | FUNCTION  | DEFAULT  |
|----------|-----|----------|---|----------|
| 0x11     | 7   |          |   | 00000000 |
|          | 6   |          |   |          |
|          | 5   |          |   |          |
|          | 4   |          |   |          |
|          | 3   | POL_C[3] | Polarity switch of output lane 3 of port C:<br>0 = Normal<br>1 = Switched |          |
|          | 2   | POL_C[2] | Polarity switch of output lane 2 of port C:<br>0 = Normal<br>1 = Switched |          |
|          | 1   | POL_C[1] | Polarity switch of output lane 1 of port C:<br>0 = Normal<br>1 = Switched |          |
|          | 0   | POL_C[0] | Polarity switch of output lane 0 of port C:<br>0 = Normal<br>1 = Switched |          |
| 0x12     | 7   |          |   | 00001111 |
|          | 6   |          |   |          |
|          | 5   |          |   |          |
|          | 4   |          |   |          |
|          | 3   | LN_EN_3  | Lane 3 of ports A, B, and C:<br>0 = Disable<br>1 = Enable                 |          |
|          | 2   | LN_EN_2  | Lane 2 of ports A, B, and C:<br>0 = Disable<br>1 = Enable                 |          |
|          | 1   | LN_EN_1  | Lane 1 of ports A, B, and C:<br>0 = Disable<br>1 = Enable                 |          |
|          | 0   | LN_EN_0  | Lane 0 of ports A, B, and C:<br>0 = Disable<br>1 = Enable                 |          |

**PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup>    | Lead/<br>Ball Finish | MSL Peak Temp <sup>(3)</sup> | Samples<br>(Requires Login) |
|------------------|-----------------------|--------------|-----------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| SN65LVCP114ZJA   | ACTIVE                | NFBGA        | ZJA             | 167  | 189         | Green (RoHS<br>& no Sb/Br) | SNAGCU               | Level-3-260C-168 HR          |                             |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZJA (S-PBGA-N167)

PLASTIC BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. This is a Pb-free solder ball design.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

|                        |  |
|------------------------|--|
| Audio                  | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                               |
| Amplifiers             | <a href="http://amplifier.ti.com">amplifier.ti.com</a>                               |
| Data Converters        | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>                       |
| DLP® Products          | <a href="http://www.dlp.com">www.dlp.com</a>   |
| DSP                    | <a href="http://dsp.ti.com">dsp.ti.com</a>   |
| Clocks and Timers      | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>                             |
| Interface              | <a href="http://interface.ti.com">interface.ti.com</a>                               |
| Logic                  | <a href="http://logic.ti.com">logic.ti.com</a>                                       |
| Power Mgmt             | <a href="http://power.ti.com">power.ti.com</a>                                       |
| Microcontrollers       | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>                   |
| RFID                   | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>                                 |
| OMAP Mobile Processors | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                 |
| Wireless Connectivity  | <a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a> |

### Applications

|                               |  |
|-------------------------------|--|
| Automotive and Transportation | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2012, Texas Instruments Incorporated