



**[www.ti.com](http://www.ti.com)** SBOS513E –AUGUST 2010–REVISED JUNE 2013

# **Precision, 20MHz, 0.9pA, Low-Noise, RRIO, CMOS Operational Amplifier with Shutdown**

**Check for Samples: [OPA320](http://www.ti.com/product/opa320#samples), [OPA2320](http://www.ti.com/product/opa2320#samples), [OPA320S,](http://www.ti.com/product/opa320s#samples) [OPA2320S](http://www.ti.com/product/opa2320s#samples)**

- -
	-
	-
- 
- 
- 
- 
- sensor amplification. **• Quiescent Current: 1.45mA/ch**
- 
- -
- 
- - **– SOT23, MSOP, DFN**

- 
- 
- 
- 
- 
- 
- **Input/Output ADC/DAC Buffers** MSOP-10 package.
- **• Active Filters**

## **<sup>1</sup>FEATURES DESCRIPTION**

**<sup>23</sup>• Precision with Zero-Crossover Distortion:** The OPA320 (single) and OPA2320 (dual) are a new generation of precision, low-voltage **– Low Offset Voltage: <sup>150</sup>μ<sup>V</sup> (max)** operational amplifiers optimized for very low noise **– High CMRR: 114dB** and wide bandwidth while operating on a low **– Rail-to-Rail** quiescent current of only 1.45mA. **I/O**

**• Low Input Bias Current: 0.9pA (max)** The OPA320 series is ideal for low-power, singlesupply applications. Low-noise (7nV/√Hz) and high- **• Low Noise: 7nV/√Hz at 10kHz** speed operation also make them well-suited for **From the Bandwidth: 20MHz**<br>•• **Siew Rate: 10V/us** driving sampling analog-to-digital converters (ADCs).<br>•• Other applications include signal conditioning and **Other** applications include signal conditioning and

**• Single-Supply Voltage Range: 1.8V to 5.5V** The OPA320 features a linear input stage with zerocrossover distortion that delivers excellent common- **• OPA320S, OPA2320S:** mode rejection ratio (CMRR) of typically 114dB over **– <sup>I</sup><sup>Q</sup> in Shutdown Mode: 0.1μ<sup>A</sup>** the full input range. The input common-mode range extends 100mV beyond the negative and positive **•• Small Packages: ••• Supply rails. The output voltage typically swings within** 10mV of the rails.

In addition, the OPAx320 have a wide supply voltage **APPLICATIONS** range from 1.8V to 5.5V with excellent PSRR (106dB) over the entire supply range, making them suitable **Figh-Z Sensor Signal Conditioning**<br> **Fransimpedance Amplifiers**<br> **Fransimpedance Amplifiers**<br> **Fransimpedance Amplifiers**<br> **Fransimpedance Amplifiers**<br> **Fransimpedance Amplifiers** from batteries without regulation.

**Fest and Measurement Equipment Example 10 The OPA320 (single version) is available in a SOT23-• Programmable Logic Controllers (PLCs)** 5 package; the OPA320S shut-down single version is available in an SOT23-6 package. The dual OPA2320 **• Motor Control Loops** is offered in SO-8, MSOP-8, and DFN-8 packages, **• Communications** and the OPA2320S (dual with shut-down) in an



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FilterPro is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.

## **[OPA320](http://www.ti.com/product/opa320?qgpn=opa320), [OPA2320](http://www.ti.com/product/opa2320?qgpn=opa2320) [OPA320S](http://www.ti.com/product/opa320s?qgpn=opa320s), [OPA2320S](http://www.ti.com/product/opa2320s?qgpn=opa2320s)**



### SBOS513E –AUGUST 2010–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **PACKAGE/ORDERING INFORMATION(1)**

<span id="page-1-1"></span>(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or visit the device product folder at [www.ti.com](http://www.ti.com).

## <span id="page-1-0"></span>**ABSOLUTE MAXIMUM RATINGS(1)**

Over operating free-air temperature range, unless otherwise noted.



(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

(3) Short-circuit to ground, one amplifier per package.



**[www.ti.com](http://www.ti.com)** SBOS513E –AUGUST 2010–REVISED JUNE 2013

## <span id="page-2-0"></span>**ELECTRICAL CHARACTERISTICS:**  $V_s = +1.8V$  to  $+5.5V$  or  $\pm 0.9V$  to  $\pm 2.75V$

**Boldface** limits apply over the specified temperature range, **T<sup>A</sup> = –40°C to +125°C.**

At T<sub>A</sub> = +25°C, R<sub>L</sub> = 10kΩ connected to V<sub>S</sub>/2, V<sub>CM</sub> = V<sub>S</sub>/2, V<sub>OUT</sub> = V<sub>S</sub>/2, and SHDN x = V<sub>S+</sub>, unless otherwise noted.

<span id="page-2-1"></span>

<span id="page-2-2"></span>(1) Based on simulation.

 $\overrightarrow{2}$  Third-order filter; bandwidth = 80kHz at -3dB.

SBOS513E –AUGUST 2010–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**



## **ELECTRICAL CHARACTERISTICS:**  $V_s = +1.8V$  to  $+5.5V$  or  $\pm 0.9V$  to  $\pm 2.75V$  (continued)

**Boldface** limits apply over the specified temperature range, **T<sup>A</sup> = –40°C to +125°C.**

At T<sub>A</sub> = +25°C, R<sub>L</sub> = 10kΩ connected to V<sub>S</sub>/2, V<sub>CM</sub> = V<sub>S</sub>/2, V<sub>OUT</sub> = V<sub>S</sub>/2, and SHDN x = V<sub>S+</sub>, unless otherwise noted.

<span id="page-3-2"></span><span id="page-3-1"></span><span id="page-3-0"></span>

<span id="page-3-3"></span>(3) Specified by design and characterization; not production tested.<br>
(4) Disable time ( $t_{\text{OFF}}$ ) and enable time ( $t_{\text{ON}}$ ) are defined as the time Disable time  $(t_{\text{OFF}})$  and enable time  $(t_{\text{ON}})$  are defined as the time between the 50% point of the signal applied to the  $\overline{\text{SHDN}}$  pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.

(5) Full shutdown refers to the dual OPA2320S having both A and B channels disabled (SHDN A = SHDN B =  $V_{S-}$ ). For partial shutdown, only one SHDN pin is exercised; in this mode, the internal biasing and oscillator remain operational and the enable time is shorter.



### **[www.ti.com](http://www.ti.com)** SBOS513E –AUGUST 2010–REVISED JUNE 2013

## <span id="page-4-0"></span>**THERMAL INFORMATION: OPA320, OPA320S**



(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

### **THERMAL INFORMATION: OPA2320, OPA2320S**



(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).



<span id="page-5-0"></span>SBOS513E –AUGUST 2010–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**

## **PIN CONFIGURATIONS**



- <span id="page-5-1"></span>(1) No internal connection.
- (2) Connect thermal pad to V–.

6 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS513E&partnum=OPA320) Feedback Copyright © 2010–2013, Texas Instruments Incorporated

## **[OPA320,](http://www.ti.com/product/opa320?qgpn=opa320) [OPA2320](http://www.ti.com/product/opa2320?qgpn=opa2320) [OPA320S,](http://www.ti.com/product/opa320s?qgpn=opa320s) [OPA2320S](http://www.ti.com/product/opa2320s?qgpn=opa2320s)**

**[www.ti.com](http://www.ti.com)** SBOS513E –AUGUST 2010–REVISED JUNE 2013

<span id="page-6-1"></span><span id="page-6-0"></span>

ÈXAS

## **[OPA320](http://www.ti.com/product/opa320?qgpn=opa320), [OPA2320](http://www.ti.com/product/opa2320?qgpn=opa2320) [OPA320S](http://www.ti.com/product/opa320s?qgpn=opa320s), [OPA2320S](http://www.ti.com/product/opa2320s?qgpn=opa2320s)**

SBOS513E –AUGUST 2010–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**



Texas

**NSTRUMENTS** 



**[www.ti.com](http://www.ti.com)** SBOS513E –AUGUST 2010–REVISED JUNE 2013

<span id="page-8-0"></span>

Texas **NSTRUMENTS** 

SBOS513E –AUGUST 2010–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**





### **[www.ti.com](http://www.ti.com)** SBOS513E –AUGUST 2010–REVISED JUNE 2013

<span id="page-10-1"></span><span id="page-10-0"></span>

## **[OPA320](http://www.ti.com/product/opa320?qgpn=opa320), [OPA2320](http://www.ti.com/product/opa2320?qgpn=opa2320) [OPA320S](http://www.ti.com/product/opa320s?qgpn=opa320s), [OPA2320S](http://www.ti.com/product/opa2320s?qgpn=opa2320s)**

Texas NSTRUMENTS

SBOS513E –AUGUST 2010–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**





12 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS513E&partnum=OPA320) Feedback Copyright © 2010–2013, Texas Instruments Incorporated



### **APPLICATION INFORMATION**

The OPA320 series op amps are unity-gain stable input operation, with supply voltages as low as  $\pm 0.9V$  and can operate on a single-supply voltage (1.8V to  $(1.8V)$ ). The design of the OPA320 amplifiers include and can operate on a single-supply voltage (1.8V to  $(1.8V)$ . The design of the OPA320 amplifiers include 5.5V), or a split supply voltage  $(±0.9V)$  to  $±2.75V$ ), an internal charge-pump that powers the amplifier 5.5V), or a split supply voltage  $(\pm 0.9V$  to  $\pm 2.75V)$ , making them highly versatile and easy to use. The input stage with an internal supply rail at power-supply pins should have local bypass ceramic approximately 1.6V above the external supply  $(V_{S+})$ .<br>capacitors (typically 0.001uF to 0.1uF). The OPA320 This internal supply rail allows the single differential capacitors (typically 0.001μF to 0.1μF). The OPA320 This internal supply rail allows the single differential amplifiers are fully specified from  $+1.8V$  to  $+5.5V$  and input pair to operate and remain very linear over a over the extended temperature range of  $-40^{\circ}$ C to very wide input common-mode range. A unique zeroover the extended temperature range of -40°C to very wide input common-mode range. A unique zero-<br>+125°C. Parameters that can exhibit variance with crossover input topology eliminates the input offset +125°C. Parameters that can exhibit variance with regard to operating voltage or temperature are transition region typical of many rail-to-rail, presented in the Typical [Characteristics.](#page-6-0) The complementary input stage operational amplifiers.

The OPA320 incorporates internal electrostatic<br>discharge (ESD) protection circuits on all pins. In the rails When driving analog-to-digital converters discharge (ESD) protection circuits on all pins. In the rails. When driving analog-to-digital converters case of input and output pins, this protection primarily (ADCs) the highly linear  $V_{\rm cut}$  range of the OPA320 consists of current-steering diodes connected between the input and power-supply pins. These ESD<br>protection diodes also provide in-circuit input protection diodes also provide in-circuit input **PHASE REVERSAL** overdrive protection, provided that the current is limited to 10mA as stated in the Absolute [Maximum](#page-1-0) The OPA320 op amps are designed to be immune to<br>Ratings. Many input signals are inherently current-<br>phase reversal when the input pins exceed the supply [Ratings.](#page-1-0) Many input signals are inherently currentlimited to less than 10mA; therefore, a limiting resistor voltages, therefore providing further in-system is not required. Figure  $33$  shows how a series input stability and predictability. Figure  $34$  shows the input is not required. [Figure](#page-12-0) 33 shows how a series input stability and predictability. Figure  $34$  shows the input resistor  $(R<sub>e</sub>)$  may be added to the driven input to limit voltage exceeding the supply voltage without any resistor  $(R<sub>S</sub>)$  may be added to the driven input to limit voltage exceed<br>the input current. The added resistor contributes phase reversal. the input current. The added resistor contributes thermal noise at the amplifier input and the value should be kept to the minimum in noise-sensitive applications.



<span id="page-12-1"></span><span id="page-12-0"></span>**Figure 33. Input Current Protection**

### **RAIL-TO-RAIL INPUT**

**OPERATING VOLTAGE** The OPA320 product family features true rail-to-rail This topology allows the OPA320 to provide superior common-mode performance (CMRR > 110dB, **INPUT AND ESD PROTECTION** typical) over the entire common-mode input range, (ADCs), the highly linear  $V_{CM}$  range of the OPA320 assures maximum linearity and lowest distortion.



**Figure 34. No Phase Reversal**

For optimum settling time and stability with high-<br>impedance feedback networks, it may be necessary<br>to add a feedback capacitor across the feedback<br>resistor,  $R_r$ , as shown in [Figure](#page-13-0) 35. This capacitor<br>compensates for the



<span id="page-13-0"></span>

It is suggested that a variable capacitor be used for for an op amp with its bandwidth. the feedback capacitor because input capacitance may vary between op amps and layout capacitance is **CAPACITIVE LOAD AND STABILITY**<br>difficult to determine. For the circuit shown in<br>Figure 35, the value of the variable feedback The OPA320 is designed to be used in applica [Figure](#page-13-0) 35, the value of the variable feedback The OPA320 is designed to be used in applications capacitor should be chosen so that the input where driving a capacitive load is required. As with all capacitor should be chosen so that the input resistance times the input capacitance of the OPA320 op amps, there may be specific instances where the (typically 9pF) plus the estimated parasitic layout OPA320 can become unstable. The particular op amp capacitance equals the feedback capacitor times the feedback resistor.

 $R_{IN}$   $\times$   $C_{IN}$  =  $R_F$   $\times$   $C_F$ 

(sum of differential and common-mode) plus the

Operational amplifiers vary in susceptibility to approximately 1nF. electromagnetic interference (EMI). If conducted EMI enters the operational amplifier, the dc offset observed at the amplifier output may shift from the nominal value while EMI is present. This shift is a



**FEEDBACK CAPACITOR IMPROVES**<br>**RESPONSE**<br>internal semiconductor junctions. While all operational internal semiconductor junctions. While all operational

### **OUTPUT IMPEDANCE**

The open-loop output impedance of the OPA320 common-source output stage is approximately 90Ω. When the op amp is connected with feedback, this value is reduced significantly by the loop gain. For example, with 130dB (typ) of open-loop gain, the output impedance is reduced in unity-gain to less than 0.03Ω. For each decade rise in the closed-loop gain, the loop gain is reduced by the same amount, which results in a ten-fold increase in effective output impedance. While the OPA320 output impedance remains very flat over a wide frequency range, at higher frequencies the output impedance rises as the open-loop gain of the op amp drops. However, at NOTE: Where  $C_{\text{IN}}$  is equal to the OPA320 input capacitance these frequencies the output also becomes capacitive (approximately 9pF) plus any parasitic layout capacitance. as a result of parasitic capacitance. This in turn Figure 35. Feedback Capacitor Improves<br>Dynamic Performance bigh, which can cause stability problems when driving<br>large capacitive loads. As mentioned previously, the OPA320 has excellent capacitive load drive capability

are some of the factors to consider when establishing whether an amplifier is stable in operation. An op amp in the unity-gain (+1V/V) buffer configuration and Where: Where: where capacitive load exhibits a greater tendency  $C_{\text{IN}}$  is equal to the OPA320 input capacitance to become unstable than an amplifier operated at a (sum of differential and common-mode) plus the higher noise gain. The capacitive load, in conjunction layout capacitance. with the op amp output resistance, creates a pole The capacitor value can be adjusted until within the feedback loop that degrades the phase margin. The degradation of the phase margin optimum performance is obtained. increases as the capacitive loading increases. When operating in the unity-gain configuration, the OPA320 **EMI SUSCEPTIBILITY AND INPUT FILTERING** remains stable with a pure capacitive load up to



### **[www.ti.com](http://www.ti.com)** SBOS513E –AUGUST 2010–REVISED JUNE 2013

<span id="page-14-4"></span>The equivalent series resistance (ESR) of some very **OVERLOAD RECOVERY TIME** large capacitors  $(C_L > 1\mu F)$  is sufficient to alter the<br>phase characteristics in the feedback loop such that<br>the amplifier remains stable. Increasing the amplifier to come out of saturation and recover<br>to the amplifier to

<span id="page-14-5"></span>This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. A possible problem with this technique is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing. The error contributed by the voltage divider may be insignificant. For instance, with a load resistance,  $R_1$ = 10kΩ and R<sub>S</sub> = 20Ω, the gain error is only about 0.2%. However, when  $\mathsf{R}_\mathsf{L}$  is decreased to 600 $\Omega,$ which the OPA320 is able to drive, the error increases to 7.5%.

<span id="page-14-6"></span><span id="page-14-0"></span>

**Figure 36. Improving Capacitive Load Drive**

<span id="page-14-3"></span><span id="page-14-1"></span>

<span id="page-14-2"></span>

rectification without distortion of the output signal.



**Figure 38. Positive Recovery Time**



**Figure 39. Negative Recovery Time**

SBOS513E –AUGUST 2010–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**

### **LEADLESS DFN PACKAGE**

The OPA320 series uses the DFN style package (also known as SON), which is a QFN with contacts on only two sides of the package bottom. This leadless package maximizes PCB space and offers enhanced thermal and electrical characteristics through an exposed pad. One of the primary advantages of the DFN package is its low height (0.8mm).

DFN packages are physically small, have a smaller routing area, improved thermal performance, reduced electrical parasitics, and a pinout scheme that is consistent with other commonly-used packages (such as SO and MSOP). Additionally, the absence of external leads eliminates bent-lead issues.

<span id="page-15-0"></span>The DFN package can easily be mounted using standard PCB assembly techniques. See Application **Figure 40. Dual-Supply Transimpedance** Report, QFN/SON PCB [Attachment](http://www.ti.com/lit/pdf/SLUA271) (SLUA271) and **Amplifier** Application Report, Quad Flatpack [No-Lead](http://www.ti.com/lit/pdf/SCBA017) Logic Packages [\(SCBA017\),](http://www.ti.com/lit/pdf/SCBA017) both available for download at<br>[www.ti.com](http://www.ti.com). The exposed leadframe die pad on the<br>bottom of the DFN package should be connected<br>to the most negative potential (V–).<br>to the most negative potential (V–).

### **APPLICATION EXAMPLES**

### **TRANSIMPEDANCE AMPLIFIER**

Wide gain bandwidth, low input bias current, low input voltage, and current noise make the OPA320 an ideal wideband photodiode transimpedance amplifier. Lowvoltage noise is important because photodiode For even higher transimpedance bandwidth, consider capacitance causes the effective noise gain of the the high-speed CMOS OPA380 (90MHz GRW) capacitance causes the effective noise gain of the the high-speed CMOS [OPA380](http://focus.ti.com/docs/prod/folders/print/opa380.html) (90MHz GBW),<br>Circuit to increase at high frequency.



**GENERAL LAYOUT GUIDELINES** The key elements to a transimpedance design, as The OPA320 is a wideband amplifier. To realize the<br>full operational performance of the device, good high-<br>frequency printed circuit board (PCB) layout practices<br>are required. The bypass capacitors must be<br>reading the capa connected between each supply pin and ground as<br>close to the device as possible. The bypass capacitor<br>traces should be designed for minimum inductance.<br>traces should be designed for minimum inductance.<br>be set to control t the stray capacitance of  $R_F$ , which is 0.2pF for a typical surface-mount resistor.



(1)  $C_F$  is optional to prevent gain peaking. It includes the stray capacitance of  $R_F$ .

$$
\frac{1}{2\pi R_{F}C_{F}} = \sqrt{\frac{GBW}{4\pi R_{F}C_{D}}}
$$
\n(1)

Bandwidth is calculated by:

$$
f_{-3dB} = \sqrt{\frac{GBW}{2\pi R_F C_D}}
$$
 (Hz) (2)

[OPA354](http://focus.ti.com/docs/prod/folders/print/opa354.html) (100MHz GBW), [OPA300](http://focus.ti.com/docs/prod/folders/print/opa300.html) (180MHz GBW), [OPA355](http://focus.ti.com/docs/prod/folders/print/opa355.html) (200MHz GBW), or [OPA656/57](http://focus.ti.com/docs/prod/folders/print/opa656.html) (400MHz GBW).



For single-supply applications, the +IN input can be photodiode can significantly reduce its biased with a positive dc voltage to allow the output capacitance. Smaller photodiodes have lower to reach true zero when the photodiode is not capacitance. Use optics to concentrate light on a exposed to any light, and respond without the added small photodiode. delay that results from coming out of the negative rail;<br>this configuration is shown in Figure 41. This bias<br>the circuit bandwidth to only that required. Use a this configuration is shown in [Figure](#page-16-0) 41. This bias the circuit bandwidth to only that required. Use a<br>voltage also appears across the photodiode, capacitor across the R-to limit bandwidth even if providing a reverse bias for faster operation.



<span id="page-16-0"></span>(1)  $C_F$  is optional to prevent gain peaking. It includes the stray otherwise conditioned by means of an amplifier. The capacitance of  $R_F$ .

For additional information, refer to Application Bulletin<br>
(SBOA055), Compensate [Transimpedance](http://www.ti.com/lit/pdf/SBOA055) Amplifiers<br> [Intuitively](http://www.ti.com/lit/pdf/SBOA055), available for download at [www.ti.com.](http://www.ti.com)<br>
With very low input bias current must be used with<br>
Link inter

- 1. For lowest noise, select  $R_F$  to create the total required gain. Using a lower value for  $R_F$  and adding gain after the transimpedance amplifier generally produces poorer noise performance. The noise produced by  $R_F$  increases with the square-root of  $R_F$ , whereas the signal increases linearly. Therefore, signal-to-noise ratio improves when all the required gain is placed in the transimpedance stage.
- <span id="page-16-1"></span>2. Minimize photodiode capacitance and stray capacitance at the summing junction (inverting **Figure 42. Noise as <sup>a</sup> Result of <sup>I</sup>BIAS** input). This capacitance causes the voltage noise of the op amp to be amplified (increasing amplification at high frequency). Using a lownoise voltage source to reverse-bias a

**[www.ti.com](http://www.ti.com)** SBOS513E –AUGUST 2010–REVISED JUNE 2013

- capacitor across the  $R_F$  to limit bandwidth, even if not required for stability.
- 4. Circuit board leakage can degrade the performance of an otherwise well-designed amplifier. Clean the circuit board carefully. A circuit board guard trace that encircles the summing junction and is driven at the same voltage can help control leakage.

For additional information, refer to the Application Bulletins Noise Analysis of FET [Transimpedance](http://www.ti.com/lit/pdf/SBOA060) Amplifiers [\(SBOA060\)](http://www.ti.com/lit/pdf/SBOA060), and Noise [Analysis](http://www.ti.com/lit/pdf/SBOA066) for High-Speed Op Amps [\(SBOA066\),](http://www.ti.com/lit/pdf/SBOA066) available for download at the TI [web](http://www.ti.com) site.

### **HIGH-IMPEDANCE SENSOR INTERFACE**

Many sensors have high source impedances that may range up to 10MΩ, or even higher. The output signal of sensors often must be amplified or input bias current of this amplifier can load the sensor **Figure 41. Single-Supply Transimpedance output and cause a voltage drop across the source Amplifier resistance, as shown in [Figure](#page-16-1) 42, where**  $(V_{IN+} = V_S I_{BIAS}$  x R<sub>S</sub>). The last term,  $I_{BIAS}$  x R<sub>S</sub>, shows the voltage drop across R<sub>S</sub>. To prevent errors introduced high impedance sensors. This low current keeps the **OPTIMIZING THE TRANSIMPEDANCE** error contribution by I<sub>BIAS</sub> x R<sub>S</sub> less than the input voltage noise of the amplifier, so that it does not **CIRCUIT** become the dominant noise factor. The OPA320 To achieve the best performance, components should series of op amps feature very low input bias current be selected according to the following guidelines: (typically 200fA), and are therefore ideal choices for<br>1. For lowest poise, select R- to create the total such applications.



Copyright © 2010–2013, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS513E&partnum=OPA320) Feedback 17

## **[OPA320](http://www.ti.com/product/opa320?qgpn=opa320), [OPA2320](http://www.ti.com/product/opa2320?qgpn=opa2320) [OPA320S](http://www.ti.com/product/opa320s?qgpn=opa320s), [OPA2320S](http://www.ti.com/product/opa2320s?qgpn=opa2320s)**



SBOS513E –AUGUST 2010–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**

with sampling speeds up to 1MSPS. The zerocrossover distortion input stage topology allows the OPA320 to drive ADCs without degradation of differential linearity and THD.

**DRIVING ADCS** The OPA320 can be used to buffer the ADC switched The OPA320 series op amps are well-suited for<br>providing signal gain. [Figure](#page-17-0) 44 shows the OPA320<br>uith sampling analog-to-digital converters (ADCs) configured to drive the [ADS8326](http://focus.ti.com/docs/prod/folders/print/ads8326.html).



<span id="page-17-1"></span>**Figure 43. Two Op Amp Instrumentation Amplifier with Improved High-Frequency Common-Mode Rejection**



(1) Suggested value; may require adjustment based on specific application.

<span id="page-17-0"></span>(2) Single-supply applications lose a small number of ADC codes near ground as a result of op amp output swing limitation. If a negative power supply is available, this simple circuit creates a –0.3V supply to allow output swing to true ground potential.

### **Figure 44. Driving the ADS8326**



### **[www.ti.com](http://www.ti.com)** SBOS513E –AUGUST 2010–REVISED JUNE 2013

that require <sup>a</sup> wide bandwidth, fast slew rate, low- free download at [www.ti.com](http://www.ti.com). noise, single-supply operational amplifier. [Figure](#page-18-0) 45 shows a 500kHz, second-order, low-pass filter using the multiple−feedback (MFB) topology. The components have been selected to provide a maximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is –40dB/dec. The Butterworth response is ideal for applications requiring predictable gain characteristics, such as the anti-aliasing filter used in front of an ADC.

One point to observe when considering the MFB filter is that the output is inverted, relative to the input. If this inversion is not required, or not desired, a noninverting output can be achieved through one of these options:

- 1. adding an inverting amplifier;
- <span id="page-18-0"></span>
- **Low-Pass Filter** 3. using a noninverting filter topology, such as the Sallen-Key (shown in [Figure](#page-18-1) 46).

**ACTIVE FILTER** MFB and Sallen-Key, low-pass and high-pass filter synthesis is quickly accomplished using TI's The OPA320 is well-suited for active filter applications [FilterPro™](http://www.ti.com/lit/pdf/SBFA001) program. This software is available as a



2. adding an additional second-order MFB stage; or **Figure 45. Second-Order Butterworth 500kHz**



<span id="page-18-1"></span>**Figure 46. OPA320 Configured as a Three-Pole, 20kHz, Sallen-Key Filter**

## **[OPA320](http://www.ti.com/product/opa320?qgpn=opa320), [OPA2320](http://www.ti.com/product/opa2320?qgpn=opa2320) [OPA320S](http://www.ti.com/product/opa320s?qgpn=opa320s), [OPA2320S](http://www.ti.com/product/opa2320s?qgpn=opa2320s)**

SBOS513E –AUGUST 2010–REVISED JUNE 2013 **[www.ti.com](http://www.ti.com)**

## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



### **Changes from Revision C (August 2011) to Revision D Page**

• Changed status of OPA2320 SO-8 (D) to production data from product preview. ... [2](#page-1-1)

### **Changes from Revision B (March 2010) to Revision C Page**

## • Added SHDN value to Electrical Characteristics condition line .. [3](#page-2-0) • Added new test condition row for Input Bias Current Over Temperature parameter ... [3](#page-2-1) • Changed test condition for Phase Margin parameter in Electrical Characteristics ... [3](#page-2-2) • Added test condition to Short-Circuit Current parameter in Electrical Characteristics ... [4](#page-3-1) • Changed Shutdown subsection of Electrical Characteristics along with associated notes .. [4](#page-3-2) • Changed Power Supply subsection of Electrical Characteristics ... [4](#page-3-3) • Added values to Thermal Information tables, moved to new page, and updated format ... [5](#page-4-0) • Removed D (SO-8) package pinout drawing from Pin Configurations section ... [6](#page-5-0) • Changed names of pins 2 and 6 for DGS (MSOP-10) package .. [6](#page-5-1) • Changed [Figure](#page-6-1) 4 ... [7](#page-6-1) • Changed [Figure](#page-8-0) 18 ... [9](#page-8-0) • Changed 100µs to 100ns in first paragraph of Overload Recovery Time section .. [15](#page-14-4) • Changed [Figure](#page-14-0) 38 ... [15](#page-14-5) • Changed [Figure](#page-14-1) 39 ... [15](#page-14-6) • Changed R<sup>2</sup> value in [Figure](#page-17-0) 44 from 500Ω to 50kΩ ... [18](#page-17-1)





## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.



# **PACKAGE OPTION ADDENDUM**

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

## **TAPE AND REEL INFORMATION**





## **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





**EVA** TEXAS<br>INSTRUMENTS

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 28-Feb-2014





DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
	- This drawing is subject to change without notice. **B.**
	- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.  $C.$
	- D. Falls within JEDEC MO-178 Variation AA.





NOTES:

- A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
	- Α. All linear dimensions are in millimeters.
	- This drawing is subject to change without notice. **B.**
	- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.  $C.$
	- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
	- $E$  Falls within JEDEC MO-178 Variation AB, except minimum lead width.





NOTES:

- A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



A. All linear dimensions are in millimeters.

This drawing is subject to change without notice. **B.** 

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: А. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. **B.**
- Body dimensions do not include mold flash or protrusion.  $C.$
- D. Falls within JEDEC MO-187 variation BA.



## **MECHANICAL DATA**



## PLASTIC SMALL OUTLINE NO-LEAD



- See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. JEDEC MO-229 package registration pending.



## DRG (S-PWSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.









NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- $F_{\star}$ Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



 $D (R-PDSO-G8)$ 

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- 6 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated