Power MOSFET 40 V, 2.5 mΩ, 130 A, Single N–Channel

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	40	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain		$T_C = 25^{\circ}C$	۱ _D	130	А
Current R _{θJC} (Notes 1, 3)	Steady	T _C = 100°C		81	
Power Dissipation	State	T _C = 25°C	PD	69	W
R _{θJC} (Note 1)		$T_{C} = 100^{\circ}C$		28	
Continuous Drain		$T_A = 25^{\circ}C$	I _D	27	А
Current R _{θJA} (Notes 1, 2, 3)	Steady State	T _A = 100°C		17	
Power Dissipation		T _A = 25°C	PD	3.1	W
$R_{\theta JA}$ (Notes 1 & 2)		$T_A = 100^{\circ}C$		1.2	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \ \mu s$		I _{DM}	900	А
Operating Junction and Storage Temperature			T _J , T _{stg}	–55 to +175	°C
Source Current (Body Diode)			۱ _S	77	А
Single Pulse Drain–to–Source Avalanche Energy (I _{L(pk)} = 10 A)			E _{AS}	265	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	R_{\thetaJC}	1.8	°C/W
Junction-to-Ambient - Steady State (Note 2)	R _{0.1A}	41	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.


3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
40 V	2.5 mΩ @ 10 V	120.4
40 V	3.7 mΩ @ 4.5 V	130 A





ORDERING INFORMATION


See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D = 250 μ A		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				24.8		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V,$	T _J = 25 °C			10	
		V _{DS} = 40 V	T _J = 125°C			250	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{G}$	_S = 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$		1.2		2.0	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-5.4		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 50 A		2.0	2.5	
		V _{GS} = 4.5 V	I _D = 50 A		2.9	3.7	mΩ
Forward Transconductance	9 _{FS}	V _{DS} = 15 V, I	_D = 50 A		116		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE						
Input Capacitance	C _{ISS}				3100		
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1 M⊦	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 25 V		1100		pF
Reverse Transfer Capacitance	C _{RSS}				37		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 32 V; I _D = 50 A			23		
Total Gate Charge	Q _{G(TOT)}	V_{GS} = 10 V, V_{DS} = 32 V; I_{D} = 50 A			50		1
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _{DS} = 32 V; I _D = 50 A			5.0		nC
Gate-to-Source Charge	Q _{GS}				9.8		-
Gate-to-Drain Charge	Q _{GD}				6.7		
Plateau Voltage	V _{GP}				3.1		V
SWITCHING CHARACTERISTICS (Note &	5)						
Turn–On Delay Time	t _{d(ON)}				12		
Rise Time	tr	Vcs = 4.5 V. Vr	$x = 32 V_{c}$		72		1
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 32 \text{ V}, \\ I_D = 50 \text{ A}, \text{ R}_G = 1.0 \Omega$			28		ns
Fall Time	t _f				8.4		
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	T _J = 25°C		0.85	1.2	
		$I_{\rm S} = 50 \rm{A}$	T _J = 125°C		0.73		V
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dI _S /dt = 100 A/µs, I _S = 50 A			46		
Charge Time	ta				23		ns
Discharge Time	t _b				23		1
Reverse Recovery Charge	Q _{RR}			L	40		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Test: pulse width $\leq 300 \ \mu$ s, duty cycle $\leq 2\%$. 5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS







Figure 13. Thermal Characteristics	Figure 13	Thermal	Characteristics
------------------------------------	-----------	---------	-----------------

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NTMFS5C442NLT1G	5C442L	DFN5 (Pb–Free)	1500 / Tape & Reel
NTMFS5C442NLT3G	5C442L	DFN5 (Pb–Free)	5000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor roducts, including compliance with all aws, regulations and safety requirements or standards, regardless of any support or applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor hardness, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application. Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, d

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative