

Dual Isolated RS232 μModule Transceiver + Power

FEATURES

- Isolated Dual RS232 Transceiver: 2500V_{RMS}
- Isolated DC Power: 5V at Up to 200mA
- No External Components Required
- 1.62V to 5.5V Logic Supply for Flexible Digital Interface
- High Speed Operation
 - 1Mbps for 250pF/3kΩ Load
 - 250kbps for 1nF/3kΩ Load
 - 100kbps for 2.5nF/3kΩ TIA/EIA-232-F Load
- 3.3V (LTM2882-3) or 5V (LTM2882-5) Operation
- No Damage or Latchup to ±10kV ESD HBM on Isolated RS232 Interface or Across Isolation Barrier
- High Common Mode Transient Immunity: 30kV/μs
- Common Mode Working Voltage: 560V_{PEAK}
- True RS232 Compliant Output Levels
- Small Low Profile (15mm × 11.25mm × 2.8mm) Surface Mount BGA and LGA Packages

APPLICATIONS

- Isolated RS232 Interface
- Industrial Communication
- Test and Measurement Equipment
- Breaking RS232 Ground Loops

LT, LT, LTC, LTM, Linear Technology, the Linear logo and μModule are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

DESCRIPTION

The LTM[®]2882 is a complete galvanically isolated dual RS232 μModule[®] transceiver. No external components are required. A single 3.3V or 5V supply powers both sides of the interface through an integrated, isolated DC/DC converter. A logic supply pin allows easy interfacing with different logic levels from 1.62V to 5.5V, independent of the main supply.


Coupled inductors and an isolation power transformer provide 2500V_{RMS} of isolation between the line transceiver and the logic interface. This device is ideal for systems with different grounds, allowing for large common mode voltages. Uninterrupted communication is guaranteed for common mode transients greater than 30kV/μs.

This part is compatible with the TIA/EIA-232-F standard. Driver outputs are protected from overload and can be shorted to ground or up to ±15V without damage. An auxiliary isolated digital channel is available. This channel allows configuration for half-duplex operation by controlling the DE pin.


Enhanced ESD protection allows this part to withstand up to ±10kV (human body model) on the transceiver interface pins to isolated supplies and across the isolation barrier to logic supplies without latchup or damage.

TYPICAL APPLICATION

Isolated Dual RS232 μModule Transceiver



1Mbps Operation



DRIVER OUTPUTS TIED TO RECEIVER INPUTS
 TOUT LOAD = 250pF + RIN
 ROUT LOAD = 150pF


LTM2882

ABSOLUTE MAXIMUM RATINGS

(Note 1)

V_{CC} to GND	-0.3V to 6V
V_L to GND	-0.3V to 6V
V_{CC2} to GND2.....	-0.3V to 6V
Logic Inputs	
T1IN, T2IN, ON, DIN to GND	-0.3V to ($V_L + 0.3V$)
DE to GND2	-0.3V to ($V_{CC2} + 0.3V$)
Logic Outputs	
R1OUT, R2OUT to GND.....	-0.3V to ($V_L + 0.3V$)
DOUT to GND2.....	-0.3V to ($V_{CC2} + 0.3V$)
Driver Output Voltage	
T1OUT, T2OUT to GND2.....	-15V to 15V
Receiver Input Voltage	
R1IN, R2IN to GND2	-25V to 25V
Operating Temperature Range (Note 4)	
LTM2882C	$0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$
LTM2882I	$-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$
Storage Temperature Range	-55°C to 125°C
Peak Reflow Temperature (Soldering, 10 sec).....	245°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TRAY	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTM2882CY-3#PBF	LTM2882CY-3#PBF	LTM2882Y-3	32-Pin (15mm × 11.25mm × 3.42mm) BGA	0°C to 70°C
LTM2882IY-3#PBF	LTM2882IY-3#PBF	LTM2882Y-3	32-Pin (15mm × 11.25mm × 3.42mm) BGA	-40°C to 85°C
LTM2882CY-5#PBF	LTM2882CY-5#PBF	LTM2882Y-5	32-Pin (15mm × 11.25mm × 3.42mm) BGA	0°C to 70°C
LTM2882IY-5#PBF	LTM2882IY-5#PBF	LTM2882Y-5	32-Pin (15mm × 11.25mm × 3.42mm) BGA	-40°C to 85°C
LTM2882CV-3#PBF	LTM2882CV-3#PBF	LTM2882V-3	32-Pin (15mm × 11.25mm × 2.8mm) LGA	0°C to 70°C
LTM2882IV-3#PBF	LTM2882IV-3#PBF	LTM2882V-3	32-Pin (15mm × 11.25mm × 2.8mm) LGA	-40°C to 85°C
LTM2882CV-5#PBF	LTM2882CV-5#PBF	LTM2882V-5	32-Pin (15mm × 11.25mm × 2.8mm) LGA	0°C to 70°C
LTM2882IV-5#PBF	LTM2882IV-5#PBF	LTM2882V-5	32-Pin (15mm × 11.25mm × 2.8mm) LGA	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

This product is only offered in trays. For more information go to: <http://www.linear.com/packaging/>

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. LTM2882-3 $V_{CC} = 3.3\text{V}$, LTM2882-5 $V_{CC} = 5.0\text{V}$, $V_L = V_{CC}$, and $\text{GND} = \text{GND2} = 0\text{V}$, $\text{ON} = V_L$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Supplies							
V_{CC}	Input Supply Range	LTM2882-3	●	3.0	3.3	3.6	V
		LTM2882-5	●	4.5	5.0	5.5	V
V_L	Logic Supply Range		●	1.62		5.5	V
I_{CC}	Input Supply Current	$\text{ON} = 0\text{V}$	●		0	10	μA
		LTM2882-3, No Load	●		24	30	mA
		LTM2882-5, No Load	●		17	21	mA
V_{CC2}	Regulated Output Voltage, Loaded	LTM2882-3 $\text{DE} = 0\text{V}$, $I_{\text{LOAD}} = 100\text{mA}$	●	4.7	5.0		V
		LTM2882-5 $\text{DE} = 0\text{V}$, $I_{\text{LOAD}} = 150\text{mA}$	●	4.7	5.0		V
$V_{CC2(\text{NOLOAD})}$	Regulated Output Voltage, No Load	$\text{DE} = 0$, No Load		4.8	5.0	5.35	V
	Efficiency	$I_{CC2} = 100\text{mA}$, LTM2882-5 (Note 2)			65		%
I_{CC2}	Output Supply Short-Circuit Current		●			250	mA
Driver							
V_{OLD}	Driver Output Voltage Low	$R_L = 3\text{k}\Omega$	●	-5	-5.7		V
V_{OHD}	Driver Output Voltage High	$R_L = 3\text{k}\Omega$	●	5	6.2		V
I_{OSD}	Driver Short-Circuit Current	$V_{T1\text{OUT}}, V_{T2\text{OUT}} = 0\text{V}$, $V_{CC2} = 5.5\text{V}$	●		± 35	± 70	mA
I_{OZD}	Driver Three-State (High Impedance) Output Current	$\text{DE} = 0\text{V}$, $V_{T1\text{OUT}}, V_{T2\text{OUT}} = \pm 15\text{V}$	●		± 0.1	± 10	μA
Receiver							
V_{IR}	Receiver Input Threshold	Input Low	●	0.8	1.3		V
		Input High	●		1.7	2.5	V
V_{HYSR}	Receiver Input Hysteresis		●	0.1	0.4	1.0	V
R_{IN}	Receiver Input Resistance	$-15\text{V} \leq (V_{R1\text{IN}}, V_{R2\text{IN}}) \leq 15\text{V}$	●	3	5	7	$\text{k}\Omega$
Logic							
V_{ITH}	Logic Input Threshold Voltage	ON , T1IN, T2IN, DIN = $1.62\text{V} \leq V_L < 2.35\text{V}$	●	$0.25 \cdot V_L$		$0.75 \cdot V_L$	V
		ON , T1IN, T2IN, DIN = $2.35\text{V} \leq V_L \leq 5.5\text{V}$	●	0.4		$0.67 \cdot V_L$	V
		DE	●	0.4		$0.67 \cdot V_{CC2}$	V
I_{INL}	Logic Input Current		●			± 1	μA
V_{HYS}	Logic Input Hysteresis	T1IN, T2IN, DIN (Note 2)			150		mV
V_{OH}	Logic Output High Voltage	R1OUT, R2OUT $I_{\text{LOAD}} = -1\text{mA}$ (Sourcing), $1.62\text{V} \leq V_L < 3.0\text{V}$	●	$V_L - 0.4$			V
		$I_{\text{LOAD}} = -4\text{mA}$ (Sourcing), $3.0\text{V} \leq V_L \leq 5.5\text{V}$	●	$V_L - 0.4$			V
		DOUT, $I_{\text{LOAD}} = -4\text{mA}$ (Sourcing)	●	$V_{CC2} - 0.4$			V
V_{OL}	Logic Output Low Voltage	R1OUT, R2OUT $I_{\text{LOAD}} = 1\text{mA}$ (Sinking), $1.62\text{V} \leq V_L < 3.0\text{V}$	●			0.4	V
		$I_{\text{LOAD}} = 4\text{mA}$ (Sinking), $3.0\text{V} \leq V_L \leq 5.5\text{V}$	●			0.4	V
		DOUT, $I_{\text{LOAD}} = 4\text{mA}$ (Sinking)	●			0.4	V
ESD (HBM) (Note 2)							
	RS232 Driver and Receiver Protection	(T1OUT, T2OUT, R1IN, R2IN) to (V_{CC2} , GND2)			± 10		kV
		(T1OUT, T2OUT, R1IN, R2IN) to (V_{CC} , V_L , GND)			± 10		kV
	Isolation Boundary	(V_{CC2} , GND2) to (V_{CC} , V_L , GND)			± 10		kV

SWITCHING CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. LTM2882-3 $V_{CC} = 3.3\text{V}$, LTM2882-5 $V_{CC} = 5.0\text{V}$, $V_L = V_{CC}$, and $\text{GND} = \text{GND2} = 0\text{V}$, $\text{ON} = V_L$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Maximum Data Rate (T1IN to T1OUT, T2IN to T2OUT)	$R_L = 3\text{k}\Omega$, $C_L = 2.5\text{nF}$ (Note 3)	●	100		kbps
		$R_L = 3\text{k}\Omega$, $C_L = 1\text{nF}$ (Note 3)	●	250		kbps
		$R_L = 3\text{k}\Omega$, $C_L = 250\text{pF}$ (Note 3)	●	1000		kbps
	Maximum Data Rate (DIN to DOUT)	$C_L = 15\text{pF}$	●	10		Mbps
Driver						
	Driver Slew Rate ($6\text{V}/t_{\text{THL}}$ or t_{TLH})	$R_L = 3\text{k}\Omega$, $C_L = 50\text{pF}$ (Figure 1)	●		150	$\text{V}/\mu\text{s}$
t_{PHLD} , t_{PLHD}	Driver Propagation Delay	$R_L = 3\text{k}\Omega$, $C_L = 50\text{pF}$ (Figure 1)	●	0.2	0.5	μs
t_{SKEWD}	Driver Skew $ t_{\text{PHLD}} - t_{\text{PLHD}} $	$R_L = 3\text{k}\Omega$, $C_L = 50\text{pF}$ (Figure 1)		40		ns
t_{PZHD} , t_{PZLD}	Driver Output Enable Time	$\text{DE} = \uparrow$, $R_L = 3\text{k}\Omega$, $C_L = 50\text{pF}$ (Figure 2)	●	0.6	2	μs
t_{PHZD} , t_{PLZD}	Driver Output Disable Time	$\text{DE} = \downarrow$, $R_L = 3\text{k}\Omega$, $C_L = 50\text{pF}$ (Figure 2)	●	0.3	2	μs
Receiver						
t_{PHLR} , t_{PLHR}	Receiver Propagation Delay	$C_L = 150\text{pF}$ (Figure 3)	●	0.2	0.4	μs
t_{SKEWR}	Receiver Skew $ t_{\text{PHLR}} - t_{\text{PLHR}} $	$C_L = 150\text{pF}$ (Figure 3)		40		ns
t_{RR} , t_{FR}	Receiver Rise or Fall Time	$C_L = 150\text{pF}$ (Figure 3)	●	60	200	ns
Auxiliary Channel						
t_{PHLL} , t_{PLHL}	Propagation Delay	$C_L = 15\text{pF}$, t_{R} and $t_{\text{F}} < 4\text{ns}$ (Figure 4)	●	60	100	ns
t_{RL} , t_{FL}	Rise or Fall Time	$C_L = 150\text{pF}$ (Figure 4)	●	60	200	ns
Power Supply						
	Power-Up Time	$\text{ON} = \uparrow$ to $V_{\text{CC2(MIN)}}$	●	0.2	2	ms

ISOLATION CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. LTM2882-3 $V_{CC} = 3.3\text{V}$, LTM2882-5 $V_{CC} = 5.0\text{V}$, $V_L = V_{CC}$, and $\text{GND} = \text{GND2} = 0\text{V}$, $\text{ON} = V_L$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{ISO}	Rated Dielectric Insulation Voltage	1 Minute, Derived from 1 Second Test		2500		V_{RMS}
		1 Second		± 4400		V
	Common Mode Transient Immunity	(Note 2)		30		$\text{kV}/\mu\text{s}$
V_{IORM}	Maximum Working Insulation Voltage	(Note 2)		560		V_{PEAK}
	Partial Discharge	$V_{\text{PR}} = 1050 V_{\text{PEAK}}$ (Note 2)			<5	pC
	Input to Output Resistance	(Note 2)		$>10^9$		Ω
	Input to Output Capacitance	(Note 2)			6	pF
	Creepage Distance	(Note 2)			9.48	mm

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: Guaranteed by design and not subject to production test.

Note 3: Maximum Data Rate is guaranteed by other measured parameters and is not tested directly.


Note 4: This device includes over-temperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above specified maximum operating junction temperature may result in device degradation or failure.

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, LTM2882-3 $V_{CC} = 3.3\text{V}$, LTM2882-5 $V_{CC} = 5\text{V}$, $V_L = 3.3\text{V}$, and $\text{GND} = \text{GND2} = 0\text{V}$, $\text{ON} = V_L$ unless otherwise noted.


V_{CC} Supply Current vs Temperature




V_{CC} Supply Current vs Temperature




V_{CC} Supply Current vs Load Capacitance (Dual Transceiver)




V_{CC} Supply Current vs Data Rate (Dual Transceiver)




Receiver Input Threshold vs Temperature




Driver Slew Rate vs Load Capacitance




Driver Short-Circuit Current vs Temperature







Driver Disabled Leakage Current vs Temperature at $\pm 15\text{V}$




Receiver Output Voltage vs Load Current



TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, LTM2882-3 $V_{CC} = 3.3\text{V}$, LTM2882-5 $V_{CC} = 5\text{V}$, $V_L = 3.3\text{V}$, and $\text{GND} = \text{GND2} = 0\text{V}$, $\text{ON} = V_L$ unless otherwise noted.







Operating Through 35kV/µs Common Mode Transients





* MULTIPLE SWEEPS OF COMMON MODE TRANSIENTS

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, LTM2882-3 $V_{CC} = 3.3\text{V}$, LTM2882-5 $V_{CC} = 5\text{V}$, $V_L = 3.3\text{V}$, and $\text{GND} = \text{GND2} = 0\text{V}$, $\text{ON} = V_L$ unless otherwise noted.





TEST CIRCUITS





2882 F01

Figure 1. Driver Slew Rate and Timing Measurement





2882 F02

Figure 2. Driver Enable/Disable Times



2882 F03

Figure 3. Receiver Timing Measurement



2882 F04

Figure 4. Auxiliary Channel Timing Measurement

PIN FUNCTIONS

LOGIC SIDE

R2OUT (Pin A1): Channel 2 RS232 Inverting Receiver Output. Controlled through isolation barrier from receiver input R2IN. Under the condition of an isolation communication failure R2OUT is in a high impedance state.

T2IN (Pin A2): Channel 2 RS232 Inverting Driver Input. A logic low on this input generates a high on isolated output T2OUT. A logic high on this input generates a low on isolated output T2OUT. Do not float.

R1OUT (Pin A3): Channel 1 RS232 Inverting Receiver Output. Controlled through isolation barrier from receiver input R1IN. Under the condition of an isolation communication failure R1OUT is in a high impedance state.

T1IN (Pin A4): Channel 1 RS232 Inverting Driver Input. A logic low on this input generates a high on isolated output T1OUT. A logic high on this input generates a low on isolated output T1OUT. Do not float.

DIN (Pin A5): General Purpose Non-Inverting Logic Input. A logic high on DIN generates a logic high on isolated output DOUT. A logic low on DIN generates a logic low on isolated output DOUT. Do not float.

ON (Pin A6): Enable. Enables power and data communication through the isolation barrier. If ON is high the part is enabled and power and communications are functional to the isolated side. If ON is low the logic side is held in reset and the isolated side is unpowered. Do not float.

V_L (Pin A7): Logic Supply. Interface supply voltage for pins DIN, R2OUT, T2IN, R1OUT, T1IN, and ON. Operating voltage is 1.62V to 5.5V. Internally bypassed to GND with 2.2 μ F.

V_{CC} (Pins A8, B7-B8): Supply Voltage. Operating voltage is 3.0V to 3.6V for LTM2882-3, and 4.5V to 5.5V for LTM2882-5. Internally bypassed to GND with 2.2 μ F.

GND (Pins B1-B6): Circuit Ground.

ISOLATED SIDE

GND2 (Pins K1-K7): Isolated Side Circuit Ground. These pads should be connected to the isolated ground and/or cable shield.

V_{CC2} (Pins K8, L7-L8): Isolated Supply Voltage Output. Internally generated from V_{CC} by an isolated DC/DC converter and regulated to 5V. Supply voltage for pins R1IN, R2IN, DE, and DOUT. Internally bypassed to GND2 with 2.2 μ F.

R2IN (Pin L1): Channel 2 RS232 Inverting Receiver Input. A low on isolated input R2IN generates a logic high on R2OUT. A high on isolated input R2IN generates a logic low on R2OUT. Impedance is nominally 5k Ω in receive mode or unpowered.

T2OUT (Pin L2): Channel 2 RS232 Inverting Driver Output. Controlled through isolation barrier from driver input T2IN. High impedance when the driver is disabled (DE pin is low).


R1IN (Pin L3): Channel 1 RS232 Inverting Receiver Input. A low on isolated input R1IN generates a logic high on R1OUT. A high on isolated input R1IN generates a logic low on R1OUT. Impedance is nominally 5k Ω in receive mode or unpowered.

T1OUT (Pin L4): Channel 1 RS232 Inverting Driver Output. Controlled through isolation barrier from driver input T1IN. High impedance when the driver is disabled (DE pin is low).

DOUT (Pin L5): General Purpose Non-Inverting Logic Output. Logic output connected through isolation barrier to DIN.

DE (Pin L6): Driver Output Enable. A low input forces both RS232 driver outputs, T1OUT and T2OUT, into a high impedance state. A high input enables both RS232 driver outputs. Do not float.

BLOCK DIAGRAM



APPLICATIONS INFORMATION

Overview

The LTM2882 μ Module transceiver provides a galvanically-isolated robust RS232 interface, powered by an integrated, regulated DC/DC converter, complete with decoupling capacitors. The LTM2882 is ideal for use in networks where grounds can take on different voltages. Isolation in the LTM2882 blocks high voltage differences, eliminates ground loops and is extremely tolerant of common mode transients between grounds. Error-free operation is maintained through common mode events greater than $30\text{kV}/\mu\text{s}$ providing excellent noise isolation.

μ Module Technology

The LTM2882 utilizes isolator μ Module technology to translate signals and power across an isolation barrier. Signals on either side of the barrier are encoded into pulses and translated across the isolation boundary using coreless transformers formed in the μ Module substrate. This system, complete with data refresh, error checking, safe shutdown on fail, and extremely high common mode immunity, provides a robust solution for bidirectional signal isolation. The μ Module technology provides the means to combine the isolated signaling with our advanced dual RS232 transceiver and powerful isolated DC/DC converter in one small package.

DC/DC Converter

The LTM2882 contains a fully integrated isolated DC/DC converter, including the transformer, so that no external components are necessary. The logic side contains a full-bridge driver, running at about 2MHz, and is AC-coupled to a single transformer primary. A series DC blocking capacitor prevents transformer saturation due to driver duty cycle imbalance. The transformer scales the primary voltage, and is rectified by a full-wave voltage doubler. This topology eliminates transformer saturation caused by secondary imbalances.

The DC/DC converter is connected to a low dropout regulator (LDO) to provide a regulated low noise 5V output, V_{CC2} .

An integrated boost converter generates a 7V V_{DD} supply and a charge pumped -6.3V V_{EE} supply. V_{DD} and V_{EE} power the output stage of the RS232 drivers and are regulated to levels that guarantee greater than $\pm 5\text{V}$ output swing.




Figure 5. V_{CC} and V_L Are Independent

The internal power solution is sufficient to support the transceiver interface at its maximum specified load and data rate, and has the capacity to provide additional 5V power on the isolated side V_{CC2} and GND2 pins. V_{CC} and V_{CC2} are each bypassed internally with $2.2\mu\text{F}$ ceramic capacitors.

V_L Logic Supply

A separate logic supply pin V_L allows the LTM2882 to interface with any logic signal from 1.62V to 5.5V as shown in Figure 5. Simply connect the desired logic supply to V_L .

There is no interdependency between V_{CC} and V_L ; they may simultaneously operate at any voltage within their specified operating ranges and sequence in any order. V_L is bypassed internally by a $2.2\mu\text{F}$ capacitor.

Hot Plugging Safely

Caution must be exercised in applications where power is plugged into the LTM2882's power supplies, V_{CC} or V_L , due to the integrated ceramic decoupling capacitors. The parasitic cable inductance along with the high Q characteristics of ceramic capacitors can cause substantial ringing which could exceed the maximum voltage ratings and damage the LTM2882. Refer to Linear Technology Application Note 88, entitled "Ceramic Input Capacitors Can Cause Overvoltage Transients" for a detailed discussion and mitigation of this phenomenon.

APPLICATIONS INFORMATION

Channel Timing Uncertainty

Multiple channels are supported across the isolation boundary by encoding and decoding of the inputs and outputs. The technique used assigns T1IN/R1IN the highest priority such that there is no jitter on the associated output channels T1OUT/R1OUT, only delay. This preemptive scheme will produce a certain amount of uncertainty on T2IN/R2IN to T2OUT/R2OUT and DIN to DOUT. The resulting pulse width uncertainty on these low priority channels is typically $\pm 6\text{ns}$, but may vary up to about 40ns .

Half-Duplex Operation

The DE pin serves as a low-latency driver enable for half-duplex operation. The DE pin can be easily driven from the logic side by using the uncommitted auxiliary digital channel, DIN to DOUT. Each driver is enabled and disabled in less than $2\mu\text{s}$, while each receiver remains continuously active. This mode of operation is illustrated in Figure 6.




Figure 6. Half-Duplex Configuration Using D_{OUT} to Drive DE

Driver Overvoltage and Overcurrent Protection

The driver outputs are protected from short-circuits to any voltage within the absolute maximum range of $\pm 15\text{V}$ relative to GND2. The maximum current is limited to no more than 70mA to maintain a safe power dissipation and prevent damaging the LTM2882.

Receiver Overvoltage and Open Circuit

The receiver inputs are protected from common mode voltages of $\pm 25\text{V}$ relative to GND2.

Each receiver input has a nominal input impedance of $5\text{k}\Omega$ relative to GND2. An open circuit condition will generate a logic high on each receiver's respective output pin.

RF, Magnetic Field Immunity

The LTM2882 has been independently evaluated and has successfully passed the RF and magnetic field immunity testing requirements per European Standard EN 55024, in accordance with the following test standards:

- EN 61000-4-3 Radiated, Radio-Frequency, Electromagnetic Field Immunity
- EN 61000-4-8 Power Frequency Magnetic Field Immunity
- EN 61000-4-9 Pulsed Magnetic Field Immunity

Tests were performed using an unshielded test card designed per the data sheet PCB layout recommendations. Specific limits per test are detailed in Table 1.

Table 1

TEST	FREQUENCY	FIELD STRENGTH
EN 61000-4-3, Annex D	80MHz to 1GHz	10V/m
	1.4MHz to 2GHz	3V/m
	2GHz to 2.7GHz	1V/m
EN61000-4-8, Level 4	50Hz and 60Hz	30A/m
EN61000-4-8, Level 5	60Hz	100A/m*
EN61000-4-9, Level 5	Pulse	1000A/m

*Non IEC Method

APPLICATIONS INFORMATION

PCB Layout

The high integration of the LTM2882 makes PCB layout very simple. However, to optimize its electrical isolation characteristics, EMI, and thermal performance, some layout considerations are necessary.

- Under heavily loaded conditions, V_{CC} and GND current can exceed 300mA. Use sufficient copper on the PCB to ensure resistive losses do not cause the supply voltage to drop below the minimum allowed level. Similarly, size the V_{CC2} and GND2 conductors to support any external load current. These heavy copper traces will also help to reduce thermal stress and improve the thermal conductivity.
- Input and Output decoupling is not required, since these components are integrated within the package. If an additional bulk capacitor is used a value of 6.8 μ F to 22 μ F is recommended. The recommendation for EMI sensitive applications is to include an additional low ESL ceramic capacitor of 1 μ F to 4.7 μ F, placed close to the power and ground terminals. Alternatively, use a number of smaller value parallel capacitors to reduce ESL and achieve the same net capacitance.
- Do not place copper on the PCB between the inner columns of pads. This area must remain open to withstand the rated isolation voltage. Slot the PCB in this area to facilitate cleaning and ensure contamination does not compromise the isolation voltage.
- The use of solid ground planes for GND and GND2 is recommended for non-EMI critical applications to optimize signal fidelity, thermal performance, and to minimize RF emissions due to uncoupled PCB trace conduction. The drawback of using ground planes, where EMI is of concern, is the creation of a dipole antenna structure, which can radiate differential voltages formed between GND and GND2. If ground planes are used, minimize their area, and use contiguous planes, any openings or splits can increase RF emissions.
- For large ground planes a small capacitance (≤ 330 pF) from GND to GND2, either discrete or embedded within the substrate, provides a low impedance current return path for the module parasitic capacitance, minimizing any high frequency differential voltages and substantially reducing radiated emissions. Discrete capacitance is not as effective due to parasitic ESL; in addition consider voltage rating, leakage, and clearance for component selection. Embedding the capacitance within the PCB substrate provides a near ideal capacitor and eliminates the other component selection issues, however the PCB must be 4 layers and the use of a slot is not compatible. Exercise care in applying either technique to ensure the voltage rating of the barrier is not compromised.

The PCB layout in Figure 7 shows a recommended configuration for a low EMI RS232 application.




Figure 7. Recommended PCB Layout

TYPICAL APPLICATIONS




Figure 8. Single Line Dual Half-Duplex Isolated Transceiver




Figure 9. Driving Larger Capacitive Loads




Figure 10. 1.8V Microprocessor Interface




Figure 11. Isolated 5V Power Supply








Figure 12. Isolated Multirail Power Supply with Switched Outputs

PACKAGE DESCRIPTION


BGA Package
32-Lead (15mm × 11.25mm × 3.42mm)
 (Reference LTC DWG # 05-08-1851 Rev B)



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. ALL DIMENSIONS ARE IN MILLIMETERS
 3. BALL DESIGNATION PER JEDEC MS-028 AND JEP95
 4. DETAILS OF PIN #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PIN #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
 5. PRIMARY DATUM -Z- IS SEATING PLANE







DIMENSIONS				
SYMBOL	MIN	NOM	MAX	NOTES
A	3.22	3.42	3.62	
A1	0.50	0.60	0.70	
A2	2.72	2.82	2.92	
b	0.73	0.78	0.83	
b1	0.60	0.63	0.66	
D		15.0		
E		11.25		
e		1.27		
F		12.70		
G		8.89		
aaa			0.15	
bbb			0.10	
ccc			0.20	
ddd			0.30	
eee			0.15	
TOTAL NUMBER OF BALLS: 32				






PACKAGE DESCRIPTION

LGA Package
32-Lead (15mm × 11.25mm × 2.82mm)
 (Reference LTC DWG # 05-08-1773 Rev 0)



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. ALL DIMENSIONS ARE IN MILLIMETERS
 3. LAND DESIGNATION PER JEDEC MO-222
 4. DETAILS OF PAD #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PAD #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
 5. PRIMARY DATUM -Z- IS SEATING PLANE
 6. THE TOTAL NUMBER OF PADS: 32

SYMBOL	TOLERANCE
aaa	0.10
bbb	0.10
eee	0.05



SUGGESTED PCB LAYOUT TOP VIEW

LGA.32 0208 REV 0

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	3/10	Changes to Features	1
		Add BGA Package to Pin Configuration, Order Information and Package Description Sections	2, 15
		Changes to LGA Package in Pin Configuration Section	2
		Update to Pin Functions	9
		Update to RF, Magnetic Field Immunity Section	12
		“PCB Layout Isolation Considerations” Section Replaced	13

