


# INTELLIGENT QUAD (2x5A/2x2.5A) LOW-SIDE SWITCH

- L9352B Quad low-side switch
- 2 x 5A designed as conventional switch
- 2 x 2.5A designed as switched current-regulator
- Low ON-resistance 4 x  $0.2\Omega$  (typ.)
- Power SO-36 package with integrated cooling area
- Integrated free-wheeling and clamping Z-diodes
- Output slope control
- Short circuit protection
- Selective overtemperature shutdown
- Open load detection
- Ground and supply loss detection
- External clock control
- Recirculation control
- Regulator drift detection
- Regulator error control
- Regulator resolution 5mA
- Status monitoring
- Status push-pull stages
- Electrostatic discharge (ESD) protection




#### **DESCRIPTION**

The L9352B is an integrated quad low-side power switch to drive inductive loads like valves used in ABS systems. Two of the four channels are current regulators with current range from 0mA to 2.25A..


All channels are protected against fail functions. They are monitored by a status output.

Figure 1. Pin Connection



February 2004 1/21

Figure 2. Block Diagram



### **PIN DESCRIPTION**

N°	Pin	Function
1	GND	Logic Ground
2, 3	PGND 3	Power Ground Channel 3
4, 5	Q 3	Power Output Channel 3
6, 7	D 3	Free-Wheeling Diode Channel 3
8, 9	Q 1	Power Output Channel 1
10, 11	Q 2	Power Output Channel 2
12, 13	D 4	Free-Wheeling Diode Channel 4
14, 15	Q 4	Power Output Channel 4
16, 17	PGND 4	Power Ground Channel 4
18	NC	Not Connected
19	VCC	5V Supply
20	VDD	5V Supply
21	ST 4	Status Output Channel 4
22	IN 2	Control Input Channel 2
23	IN 4	Control Input Channel 4
24	ST 2	Status Output Channel 2
25	EN	Enable Input for all four Channels
26	TEST	Enable Input for Drift detection
27, 28	PGND 2	Power Ground Channel 2
29	VS	Supply Voltage
30, 31	PGND 1	Power Ground Channel 1
32	ST 1	Status Output Channel 1
33	IN 3	Control Input Channel 3
34	IN 1	Control Input Channel 1
35	ST 3	Status Output Channel 3
36	CLK	Clock Input

### **ABSOLUTE MAXIMUM RATINGS**

The absolute maximum ratings are the limiting values for this device. Damage may occur if this device is subjected to conditions which are beyond these values.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
EQ	Switch off energy for inductive loads				50	mJ
Voltages	•					
Vs	Supply voltage		-0.3		40	V
V <sub>CC</sub> , V <sub>DD</sub>	Supply voltage		-0.3		6	V
VQ	Output voltage static				40	V
VQ	Output voltage during clamping	t < 1ms			60	V
V <sub>IN</sub> , V <sub>EN</sub>	Input voltage IN1 to IN4, EN	I <sub>I</sub> < I10lmA	-1.5		6	V
V <sub>CLK</sub>	Input Voltage CLK		-1.5		6	V
V <sub>ST</sub>	Output voltage status		-0.3		6	V
$V_{D}$	Recirculation circuits D3, D4				40	V
$V_{DRmax}$	max. reverse breakdown voltage of free wheeling diodes D3, D4				55	V
Currents				•	•	
I <sub>Q1/2</sub>	Output current for Q1 and Q2		>5		internal limited	Α
I <sub>Q3/4</sub>	Output current for Q3 and Q4		>3		internal limited	Α
I <sub>Q1/2</sub> , I <sub>PGND1/2</sub>	Output current at reversal supply for Q1 and Q2		-4			Α
I <sub>Q3/4</sub> , I <sub>PGND3/4</sub>	Output current at reversal supply for Q3 and Q4		-2			Α
I <sub>ST</sub>	Output current status pin		-5		5	mA
ESD Protect	tion	•	1	ı		
ESD	Electrostatical Discharging GND, PGND, Qx, Dx, CLK, ST, IN, TEST, EN	MIL883C	±2			kV
VS, VCC,VDD	Supply pins	vs. GND and PGND	±1			kV
ESD	Output Pins (Qx, Dx)	vs. Common GND (PGND1-4 + GND)	±4			kV

#### **THERMAL DATA**

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Tj	Junction temperature	Tj	-40		150	°C
T <sub>jc</sub>	Junction temperature during clamping (life time)	$\Sigma t = 30 min$ $\Sigma t = 15 min$			175 190	°C
T <sub>stg</sub>	Storage temperature	T <sub>stg</sub>	-55		150	°C
T <sub>th</sub>	Overtemperature shutdown threshold	(1)	175		200	°C
T <sub>hy</sub>	Overtemperature shutdown hysteresis	(1)		10		°C
R <sub>thJC</sub>	Thermal resistance junction to case	R <sub>thJC</sub>			2	K/W

<sup>(1)</sup> This parameter will not be tested but assured by design

### **OPERATING RANGE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage		4.8		18	V
V <sub>CC</sub> , V <sub>DD</sub>	Supply voltage		4.5		5.5	V
dV <sub>S</sub> /dt	Supply voltage transient time		-1		1	V/µs
VQ	Output voltage static		-0.3		40	V
VQ	Output voltage induced by inductive switching	Voltage will be limited by internal Z-diode clamping			60	V
V <sub>ST</sub>	Output voltage status		-0.3		6	V
I <sub>ST</sub>	Output current status		-1		1	mA
Tj	Junction temperature		-40		150	°C
T <sub>jc</sub>	Junction temperature during clamping	$\Sigma = 30 \text{min}$ $\Sigma = 15 \text{min}$			175 190	°C

### **ELECTRICAL CHARACTERISTCS**:

(Vs = 4.8 to 18V;  $T_j$  = -40 to 150°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit		
Power Su	pply		l					
I <sub>SON</sub>	Supply current	V <sub>S</sub> ≤ 18V (outputs ON)			5	mA		
I <sub>SOFF</sub>	Quiescent current	V <sub>S</sub> ≤ 18V (outputs OFF)			5	mA		
I <sub>cc</sub>	Supply current VCC (analog supply)	V <sub>CC</sub> = 5V			5	mA		
I <sub>dd</sub>	Supply current VDD (digital supply)	V <sub>DD</sub> = 5V f <sub>CLK</sub> =0Hz			5	μΑ		
I <sub>dd</sub>	Supply current VDD (digital supply)	$V_{DD} = 5V f_{CLK} = 250kHz$			5	mA		
General D	General Diagnostic Functions							
V <sub>QU</sub>	Open load voltage	$V_S \ge 6.5V$ (outputs OFF)	0.3	0.33	0.36	x V <sub>Q</sub>		
V <sub>thGND</sub>	Signal-GND-loss threshold	V <sub>CC</sub> = 5V	0.1		1	V		
V <sub>thPGL</sub>	Power-GND-loss threshold	V <sub>CC</sub> = 5V	1.5	2.5	3.5	V		
f <sub>CLK,min</sub>	Clock frequency error		10		100	kHz		
DC <sub>CLKe_I</sub>	Clock duty cycle error detection low	f <sub>CLK</sub> = 250 kHz		33,3	45	%		
DC <sub>CLKe_</sub>	Clock duty cycle error detection high	f <sub>CLK</sub> = 250 kHz	55	66,6		%		
VS <sub>loss</sub>	Supply detection	$V_{CC} = V_{DD} = 5V$	2		4.5	V		
Additiona	Additional Diagnostic Functions channel 1 and channel 2 (non regulated channels)							
I <sub>QU1,2</sub>	Open-load current channel 1, 2	V <sub>S</sub> ≥ 6.5V	50		300	mA		
I <sub>QO1,2</sub>	Over-load current channel 1, 2	V <sub>S</sub> ≥ 6.5V	5	7.5	9	Α		

# **ELECTRICAL CHARACTERISTCS**: (continued)

(Vs = 4.8 to 18V;  $T_j$  = -40 to 150°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Additiona	I Diagnostic Functions channel 3 and	l channel 4 (regulated chan	nels)			
DC <sub>OUT</sub>	Output duty cycle error	filtered with 10ms	90		100	%
I <sub>QO3,4</sub>	Overload current channel 3,4	V <sub>S</sub> ≥ 6.5V	2.5	5	8	Α
V <sub>rerr</sub>	Recirculation error shutdown threshold (open D3/D4)	lout > 50mA	45	50	60	V
PWM <sub>dOU</sub> T	Output PWM ratio during drift comparison	V <sub>IN3</sub> = V <sub>IN4</sub> = PWM <sub>IN</sub> V <sub>TEST</sub> = H	-14.3		+14.3	%
Digital Inp	outs (IN1 to IN4, ENA, CLK, TEST). Th	e valid PWM-Ratio for IN3/I	N4 is 10% to	90%		
V <sub>IL</sub>	Input low voltage		-0.3		1	V
V <sub>IH</sub>	Input high voltage		2		6	V
V <sub>IHy</sub>	Input voltage hysteresis <sup>(1)</sup>		20		500	mV
II	Input pull down current	$V_{IN} = 5V, V_{S} \ge 6.5V$	8	20	40	μΑ
Digital Ou	itputs (ST1 to ST4)	1				
V <sub>STL</sub>	Status output voltage in low state (2))	I <sub>ST</sub> ≤ 40μA	0		0.4	V
V <sub>STH</sub>	Status output voltage in high state (2)	I <sub>ST</sub> ≥ - 40μA	2.5		3.45	V
		I <sub>ST</sub> ≥ -120μA	2		3.45	V
R <sub>DIAGL</sub>	R <sub>OUT</sub> + R <sub>DSON</sub> in low state		0.3	0.64	1.5	kΩ
R <sub>DIAGH</sub>	R <sub>OUT</sub> + R <sub>DSON</sub> in high state		1.5	3.2	7.0	kΩ
Power Ou	itputs (Q1 to Q4)			•		
R <sub>DSON</sub>	Static drain-source ON-resistance	$I_Q = 1A; V_S \ge 9.5V$		0.2	0.4	Ω
V <sub>F_250mA</sub>	Forward voltage of free wheeling path D3, D4 @250mA	I <sub>D3/4</sub> = -250mA	0.5		1.5	V
V <sub>F_2.25</sub> A	Forward voltage of free wheeling path D3, D4 @2.25A	$I_{D3/4} = -2.25A$	2.0		4.5	V
R <sub>sens</sub>	Sense resistor = $(V_{F_2.25A}V_{F_250mA})/$ 2A			1		Ω
Vz	Z-diode clamping voltage	$I_Q \ge 100 \text{mA}$	45		60	V
I <sub>PD</sub>	Output pull down current	$V_{EN} = H, V_{IN} = L$	10		150	μΑ
I <sub>Qlk</sub>	Output leakage current	V <sub>EN</sub> = L; V <sub>Q</sub> = 20V			5	μΑ
Timing						
t <sub>ON</sub>	Output ON delay time	I <sub>Q</sub> = 1A	0	5	20	μs
t <sub>OFF</sub>	Output OFF delay time channel	I <sub>Q</sub> = 1A	0	10	30	μs
t <sub>IN3/4min</sub>	Minimum Input Register ON time	(3)		2		μs
toffreg	Output OFF delay time regulator			528		μs

### **ELECTRICAL CHARACTERISTCS**: (continued)

(Vs = 4.8 to 18V;  $T_j$  = -40 to 150°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
t <sub>r</sub>	Output rise time	I <sub>Q</sub> = 1A	0.5	1.5	8	μs
t <sub>f</sub>	Output fall time	I <sub>Q</sub> = 1A	0.5	1.5	8	μs
t <sub>sf</sub>	Short error detection filter time	f <sub>CLK</sub> = 250kHz DC = 50% <sup>(3)</sup>	4		8	μs
t <sub>lf</sub>	Long error detection filter time	f <sub>CLK</sub> = 250kHz DC = 50% <sup>(3)</sup>	16		32	μs
tscp	Short circuit switch-OFF delay time	(3)	4		30	μs
t <sub>D</sub>	Status delay time	(3)	896		1024	μs
t <sub>RE</sub>	Regulation error status delay time	(3) (reg. channels only)		10		ms
t <sub>Dreg</sub>	Output off status delay time	(3) (reg. channels only		528		μs
Reg. Curi	rent Accuracy (reg. channels only)					
I <sub>Q3/Q4</sub>	Maximum current	DC = 90%	2	2.25	2.5	Α
I <sub>Q3/Q4</sub>	Current Resolution Input Duty Cycle 0.4% - 99% f <sub>clk</sub> = 2KHz@	$\begin{array}{l} 0.00A \leq I_{Q3/Q4} \leq 0.25A \\ 0.25A \leq I_{Q3/Q4} \leq 0.40A \\ 0.40A \leq I_{Q3/Q4} \leq 0.80A \\ 0.80A \leq I_{Q3/Q4} \leq 2.25A \end{array}$	-8		25 10 6 6	mA % % %
$\Delta I_{Q3/Q4}$	Min. quant. step			5		mA
Frequenc	ies	-		1	1	1
	CLK frequency	crystal-controlled		250		kHz
	Input PWM frequency	(reg. channels only)		2		kHz

<sup>(1)</sup> This parameter will not be tested but assured by design.

<sup>(2)</sup> Short circuit between two digital outputs (one in high the other in low state) will lead to the defined result "LOW"

<sup>(3)</sup> Digital filtered with external clock, only functional test

#### 1 Functional Description

#### 1.1 Overview

The L9352B is designed to drive inductive loads (relays, electromagnetic valves) in low side configuration. Integrated active Zener-clamp (for channel1 and 2) or free wheeling diodes (for channel 3 and 4) allow the recirculation of the inductive loads. All four channels are monitored with a status output. All wiring to the loads and supply pins of the device are controlled. The device is self-protected against short circuit at the outputs and overtemperature. For each channel one independent push-pull status output is used for a parallel diagnostic function.

Channel 3 and 4 work as current regulator. A PWM signal on the input defines the target output current. The output current is controlled through the output PWM of the power stage. The regulator limit of 90% is detected and monitored with the status signal. The current is measured during recirculation phase of the load.

A test mode compares the differences between the two regulators. This "drift" test compares the output PWM of the regulators. By this feature a drift of the load during lifetime can be detected.

#### 1.2 Input Circuits

The INput, CLK, TEST and ENable inputs, are active high, consist of Schmidt triggers with hysteresis. All inputs are connected to pull-down current sources.


### 1.3 Output Stages (not regulated) Channel 1 and 2

The two power outputs (5A) consist of DMOS-power transistors with open drain output. The output stages are protected against short circuit. Via integrated Zener-clamp-diodes the overvoltage of the inductive loads due to recirculation are clamped to typ. 52V for fast shut off of the valves. Parallel to the DMOS transistors there are internal pull-down current sources. They are provided to assure an open load condition in the OFF-state. With EN=low this current source is switched off, but the open load comparator is still active.

### 1.4 Current-Regulator-Stages Channel 3 and 4

The current-regulator channels are designed to drive inductive loads. The target value of the current is given by the duty cycle (DC) of the 2kHz PWM input signal. The following figure shows the relation between the input PWM and the output current and the specified accuracy.

Figure 3. Input PWM to output current range



The ON period of the input signal is measured with a 1MHz clock, synchronized with the external 250kHz clock. For requested precision of the output current the ratio between the frequencies of the input signal and the external 250kHz clock has to be fixed according to the graph shown in Fig.




Figure 4. Current accuracy according to the input and clock frequency ratio

The theoretical error is zero for  $f_{CLK} / f_{IN} = 125$ .

If the period of the input signal is longer than 132 times the period of the clock the regulator is switched off. For a clock frequency lower than 100kHz the clock control will also disable the regulator. For high precision applications the clock frequency and the input frequency have to be correlated.

The output current is measured during the recirculation of the load. The current sense resistor is in series to the free wheeling diode. If this recirculation path is interrupted the regulator stops immediately and the status output remains low for the rest of the input cycle.

The output period is 64 times the clock period. With a clock frequency of 250 kHz the output PWM frequency is 3.9 kHz. The output PWM is synchronized with the first negative edge of the input signal. After that the output and the input are asynchronous. The first period is used to measure the current. This means the first turn-on of the power is  $256 \mu \text{s}$  after the first negative edge of the input signal.

As regulator a digital PI-regulator with the Transfer function for:

for a sampling time of 256us is realised.

To speed up the current settling time the regulator output is locked to 90% output PWM untill the target current value is reached. This happens alsowhen the target current value changes and the output PWM reaches 90% during the regulation. The status output gets low if the target current value is not reached within the regulation error delay time of  $t_{BE}=10ms$ .

#### 1.5 Protective Circuits

The outputs are protected against current overload, overtemperature, and power-GND-loss. The external clock is monitored by a clock watchdog. This clock watchdog detects a minimal frequency f<sub>CLK,min</sub> and wrong clock duty cycles. The allowed clock duty cycle range is 45% to 55%. The current-regulator stages are protected

against recirculation errors, when D3 or D4 is not connected. All these error conditions shut off the power stage and invert the status output information.

#### 1.6 Error Detection

The status outputs indicate the switching state under normal conditions (status LOW = OFF; status HIGH = ON). If an error occurs, the logic level of the status output is inverted, as listed in the diagnostic table below. All external errors, for example open load, are filtered internally. The following table shows the detected errors, the filter times and the detection mode (on/off).

	ON State EN &IN = HIGH	OFF State EN &IN = LOW	Filter time	Reset done by
Short circuit of the load	Х		t <sub>sf</sub>	EN & IN = "LOW" for $T_D$ or $T_{Dreg}$
Open load (under voltage detection)		Х	t <sub>lf</sub>	timer T <sub>D</sub>
Open load (under current detection)	Х		t <sub>sf</sub>	timer T <sub>D</sub>
Overtemperature	X		t <sub>sf</sub>	EN & IN = "LOW" for $T_D$ or $T_{Dreg}$
Power-GND-loss	Х	Х	t <sub>lf</sub>	in on: EN & IN = "LOW" for $T_D$ or $T_{Dreg}$ in off: timer $T_D$
Signal-GND-loss	Х	Х	t <sub>lf</sub>	timer T <sub>D</sub>
Supply-VS-loss	Х	Х	t <sub>lf</sub>	timer T <sub>D</sub>
Clock control	Х	Х	no	in on: EN & IN = "LOW" for T <sub>D</sub> or T <sub>Dreg</sub> in off: timer T <sub>D</sub>
Output voltage clamp active	X (regulated channels)		no	in on: EN & IN = "LOW" for T <sub>D</sub> or T <sub>Dreg</sub> in off: timer T <sub>D</sub>

EN&IN=low means that at least one between enable and input is low. For the inputs IN=low means also no input PWM. For the regulator input period longer than  $T_{Dreg}$  and for the standard channel input period longer than  $T_{D}$ . A detected error is stored in an error register. The reset of this register is made with a timer  $T_{D}$ . With this approach all errors are present at the status output at least for the time  $T_{D}$ .

All protection functions like short circuit of the output, overtemperature, clock failure or power-GND-loss in ON condition are stored into an internal "fail" register. The output is then shut off. The register must be reset with a low signal at the input. A "low signal" means that the input is low for a time longer than  $T_D$  or  $T_{DReg}$  for the reulated channel, otherwise it is interpreted as a PWM input signal and the register is left in set mode.

Signal-GND-loss and VS-loss are detected in the active on mode, but they do not set the fail register. This type of error is only delayed with the standard timer  $t_{\rm lf}$  function.

Open load is detected for all four channels in on- and off-state.

Open load in off condition detects the voltage on the output pin. If this voltage is below 0.33  $^{\star}$  VS the error register is set and delayed with  $T_D$ . A sink current stage pull the output down to ground, with EN high. With EN low the output is floating in case of openload and the detection is not assured. In the ON state the load current is monitored by the non-regulated channels. If it drops below the specified threshold value  $I_{QU}$  an open load is detected and the error register is set and delayed with  $T_D$ . A regulated channel detects the open load in the on state with the current regulator error detection. If the output PWM reaches 90% for a time longer than  $t_{RE}$  than an error occurs. This could happen when no load is connected, the resistivity of the load is too high or the supply voltage too low.

A clock failure (clock loss) is detected when the frequency becomes lower than  $f_{CLK,min}$ . All status outputs are set on error and all power outputs are shut off. The status signals remain in their state until the clock signal is present again. A clock failure during power on of  $V_{CC}$  is detected only on the regulated channels. The status outputs of the channel 1 and 2 are low in this case.

#### 1.7 Drift Detection (regulated channels only)

The drift detection is used to compare the two regulated channels during regulation. This "Drift" test compares the output PWM of the regulators. The resistivity of the load influences the output PWM. The approximated formula for the output current below shows the dependency of the load resistor to the output PWM. In this formula the energy reduction during the recirculation is not taken into account. The real output PWM is higher. The test-mode is enabled with IN, EN and TEST high. With an identical 2kHz PWM-Signal connected to the IN-inputs the output PWM must be in a range of  $\pm 14.3\%$ . If the difference between the two on-times is more than  $\pm 14.3\%$  of the expected value an error is detected and monitored by the status outputs, in the same way as described above, but a drift error will not be registered and also not delayed with  $T_D$  as other errors

$$IOUT = \frac{VBAT}{RL + RON} \cdot PWM$$

**Drift Definition:** 

E.. not correlated Error of the channels %PWM ... Corresponding ideal output PWM to a given input PWM

A 7bit output-PWM-register is used for the comparison. The register with the lower value is subtracted from the higher one. This result is multiplied by four and compared with the higher value.

#### 1.8 Other Test modes

The test pin is also used to test the regulated channels in the production. With a special sequence on this pin the power stages of the regulated channels can be controlled direct from the input. No status feedback of the regulated channels is given. The status output is clocked by the regulator logic. The output sequence is a indication of a proper logic functionality. The following table shows the functionality of this special test mode

EN	IN	TEST	OUT	STATUS	Note
1	Х	Х	Х	Х	disable test mode
1	1	1	on	1	Drift mode
0	Х	Л	off	test pattern	test condition one
0	Х	71.1	off	test pattern	test condition two
0	Х	7777	off	test pattern	test condition three
0	0		off	test pattern	test condition four
0	1	111111	on	test pattern	test condition four

For more details about the test lcondition four see timing diagram.

### **Diagnostic Table**

The status follows the input signal in normal operating conditions.

If any error is detected the status is inverted.

Operating Condition	Test Input TEST	Enable Input ENA	Control Input non-reg./reg. IN	Power Output/ Current reg. Q	Status Output ST
Normal function	L L L	L L H	L H/PWM L H/PWM	OFF OFF OFF	L L L
Open load or short to ground	L L L	L L H	L H/PWM L H/PWM	OFF OFF OF	X X H L
Overload or short to supply Latched overload Reset latch Reset latch	L L L	H H H->L H	H/PWM H/PWM X H/PWM -> L	OFF OFF OFF	L L L
Overtemperature Latched overtemperature Reset latch Reset latch	L L L	H H H->L H	H/PWM H/PWM X H/PWM -> L	OFF OFF OFF	L L L
Recirculation error (reg.chn.) Latched error Reset latch Reset latch	L L L	H H H->L H	PWM PWM X PWM -> L	OFF OFF OFF	L L L
Clock failure (clock loss) (1)	L L L	L L H H	L H/PWM L H/PWM	OFF OFF OFF	H H H L
Drift (2)  Failure No failure	H H H	L H H	L H/PWM H/PWM H/PWM	OFF OFF ON ON	X X L H

<sup>(1)</sup> during power on sequence only detected on channel 3 and 4 (see description).

<sup>(2)</sup> This input combination is also used for an internal chip-test and must not be used.

## 2 Timing Diagrams

# 2.1 Non Regulated Channels

Figure 5. Output Slope, Resistive Load




Figure 6. Overload Switch-OFF Delay




Figure 7. Normal Condition, Resistive Load, Pulsed Input Signal




Figure 8. Current Overload




Figure 9. Diagnostic Status Output at Different OPEN Load Current Conditions





Figure 10. Pulsed Open Load Conditions (regulated and non-regulated channels)



### 2.2 Regulated Channels (timing diagrams of diagnostic with 2kHz PWM input signal)

Figure 11. Normal Condition, Inductive Load




Figure 12. Current Overload






Figure 13. Recirculation Error








Figure 15. Overtemperature





Figure 16.





DIM.		mm		inch					
DIW.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.			
Α	3.25		3.5	0.128		0.138			
A2			3.3			0.13			
A4	0.8		1	0.031		0.039			
A5		0.2			0.008				
a1	0		0.075	0		0.003			
b	0.22		0.38	0.008		0.015			
С	0.23		0.32	0.009		0.012			
D	15.8		16	0.622		0.630			
D1	9.4		9.8	0.37		0.38			
D2		1			0.039				
Е	13.9		14.5	0.547		0.57			
E1	10.9		11.1	0.429		0.437			
E2			2.9			0.114			
E3	5.8		6.2	0.228		0.244			
E4	2.9		3.2	0.114		1.259			
е		0.65			0.026				
e3		11.05			0.435				
G	0		0.075	0		0.003			
Н	15.5		15.9	0.61		0.625			
h			1.1			0.043			
L	0.8		1.1	0.031		0.043			
N		10° (max)							
S			8° (r	nax)					

Note: "D and E1" do not include mold flash or protusions.

- Mold flash or protusions shall not exceed 0.15mm (0.006")
   Critical dimensions are "a3", "E" and "G".

## **OUTLINE AND MECHANICAL DATA**





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

#### STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com

