


## Features

- **HIGH DENSITY PROGRAMMABLE LOGIC**
  - 6000 PLD Gates
  - 64 I/O Pins, Eight Dedicated Inputs
  - 192 Registers
  - High Speed Global Interconnect
  - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
  - Small Logic Block Size for Random Logic
- **HIGH PERFORMANCE E<sup>2</sup>CMOS<sup>®</sup> TECHNOLOGY**
  - $f_{max} = 125$  MHz Maximum Operating Frequency
  - $t_{pd} = 7.5$  ns Propagation Delay
  - TTL Compatible Inputs and Outputs
  - Electrically Erasable and Reprogrammable
  - Non-Volatile
  - 100% Tested at Time of Manufacture
  - Unused Product Term Shutdown Saves Power
- **ispLSI OFFERS THE FOLLOWING ADDED FEATURES**
  - In-System Programmable (ISP<sup>™</sup>) 5-Volt Only
  - Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
  - Reprogram Soldered Devices for Faster Prototyping
- **OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
  - Complete Programmable Device Can Combine Glue Logic and Structured Designs
  - Enhanced Pin Locking Capability
  - Four Dedicated Clock Input Pins
  - Synchronous and Asynchronous Clocks
  - Programmable Output Slew Rate Control to Minimize Switching Noise
  - Flexible Pin Placement
  - Optimized Global Routing Pool Provides Global Interconnectivity
- **ispLSI DEVELOPMENT TOOLS**
  - ispVHDL<sup>™</sup> Systems**
    - VHDL/Verilog-HDL/Schematic Design Options
    - Functional/Timing/VHDL Simulation Options
  - ispDS<sup>™</sup> Software**
    - Lattice HDL or Boolean Logic Entry
    - Functional Simulator and Waveform Viewer
  - ispDS+<sup>™</sup> HDL Synthesis-Optimized Logic Fitter**
    - Supports Leading Third-Party Design Environments for Schematic Capture, Synthesis and Timing Simulation
    - Static Timing Analyzer
  - ISP Daisy Chain Download Software**

## Functional Block Diagram




## Description

The ispLSI and pLSI 1032E are High Density Programmable Logic Devices containing 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1032E features 5-Volt in-system programmability and in-system diagnostic capabilities. The ispLSI 1032E device offers non-volatile reprogrammability of the logic, as well as the interconnects to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1032E device, but multiplexes four input pins to control in-system programming. A functional superset of the ispLSI and pLSI 1032 architecture, the ispLSI and pLSI 1032E devices add two new global output enable pins.

The basic unit of logic on the ispLSI and pLSI 1032E devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1...D7 (see Figure 1). There are a total of 32 GLBs in the ispLSI and pLSI 1032E devices. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

**Functional Block Diagram**

Figure 1. ispLSI and pLSI 1032E Functional Block Diagram



The devices also have 64 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. Each ispLSI and pLSI 1032E device contains four Megablocks.

The GRP has, as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI and pLSI 1032E devices are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (C0 on the ispLSI and pLSI 1032E devices). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

## Absolute Maximum Ratings <sup>1</sup>

Supply Voltage  $V_{CC}$  ..... -0.5 to +7.0V  
 Input Voltage Applied ..... -2.5 to  $V_{CC} + 1.0V$   
 Off-State Output Voltage Applied ..... -2.5 to  $V_{CC} + 1.0V$   
 Storage Temperature ..... -65 to 150°C  
 Case Temp. with Power Applied ..... -55 to 125°C  
 Max. Junction Temp. ( $T_J$ ) with Power Applied ... 150°C

1. Stresses above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

## DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	
$V_{CC}$	Supply Voltage	Commercial $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	4.75	5.25	V
		Industrial $T_A = -40^\circ\text{C to } +85^\circ\text{C}$	4.5	5.5	V
$V_{IL}$	Input Low Voltage	0	0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC} + 1$	V	

Table 2-0005/1032E

## Capacitance ( $T_A = 25^\circ\text{C}$ , $f = 1.0\text{ MHz}$ )

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
$C_1$	Dedicated Input, I/O, Y1, Y2, Y3, Clock Capacitance (Commercial/Industrial)	8	pf	$V_{CC} = 5.0V$ , $V_{PIN} = 2.0V$
$C_2$	Y0 Clock Capacitance	15	pf	$V_{CC} = 5.0V$ , $V_{PIN} = 2.0V$

Table 2-0006/1032E

## Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	–	Years
ispLSI Erase/Reprogram Cycles	10000	–	Cycles
pLSI Erase/Reprogram Cycles	100	–	Cycles

Table 2-0008/1032E

**Switching Test Conditions**

Input Pulse Levels	GND to 3.0V	
Input Rise and Fall Time 10% to 90%	-125	≤ 2 ns
	Others	≤ 3 ns
Input Timing Reference Levels	1.5V	
Output Timing Reference Levels	1.5V	
Output Load	See Figure 2	

3-state levels are measured 0.5V from steady-state active level.


Table 2-0003/1032E

**Output Load Conditions (see Figure 2)**

TEST CONDITION		R1	R2	CL
A		470Ω	390Ω	35pF
B	Active High	∞	390Ω	35pF
	Active Low	470Ω	390Ω	35pF
C	Active High to Z at $V_{OH}-0.5V$	∞	390Ω	5pF
	Active Low to Z at $V_{OL}+0.5V$	470Ω	390Ω	5pF

Table 2-0004/1032E

**Figure 2. Test Load**



\* $C_L$  includes Test Fixture and Probe Capacitance.

0213a

**DC Electrical Characteristics**

**Over Recommended Operating Conditions**

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. <sup>3</sup>	MAX.	UNITS	
$V_{OL}$	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	-	-	0.4	V	
$V_{OH}$	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	-	-	V	
$I_{IL}$	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (Max.)}$	-	-	-10	μA	
$I_{IH}$	Input or I/O High Leakage Current	$3.5V \leq V_{IN} \leq V_{CC}$	-	-	10	μA	
$I_{IL-isp}$	ispEN Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL}$	-	-	-150	μA	
$I_{IL-PU}$	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	-	-	-150	μA	
$I_{OS}^1$	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT} = 0.5V$	-	-	-200	mA	
$I_{CC}^{2,4}$	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$	Commercial	-	190	-	mA
		$f_{CLOCK} = 1 \text{ MHz}$	Industrial	-	190	-	mA

Table 2-0007/1032E

- One output at a time for a maximum duration of one second.  $V_{OUT} = 0.5V$  was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.
- Measured using eight 16-bit counters.
- Typical values are at  $V_{CC} = 5V$  and  $T_A = 25^\circ C$ .
- Maximum  $I_{CC}$  varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum  $I_{CC}$ .

## External Timing Parameters

### Over Recommended Operating Conditions

PARAMETER	TEST COND. <sup>4</sup>	# <sup>2</sup>	DESCRIPTION <sup>1</sup>	-125		-100		UNITS
				MIN.	MAX.	MIN.	MAX.	
t <sub>pd1</sub>	A	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	–	7.5	–	10.0	ns
t <sub>pd2</sub>	A	2	Data Propagation Delay, Worst Case Path	–	10.0	–	12.5	ns
f <sub>max</sub> (Int.)	A	3	Clock Frequency with Internal Feedback <sup>3</sup>	125	–	100	–	MHz
f <sub>max</sub> (Ext.)	–	4	Clock Frequency with External Feedback ( $\frac{1}{t_{su2} + t_{co1}}$ )	91.0	–	71.0	–	MHz
f <sub>max</sub> (Tog.)	–	5	Clock Frequency, Max. Toggle ( $\frac{1}{t_{wh} + t_{w1}}$ )	167	–	125	–	MHz
t <sub>su1</sub>	–	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	5.0	–	7.0	–	ns
t <sub>co1</sub>	A	7	GLB Reg. Clock to Output Delay, ORP Bypass	–	5.0	–	6.0	ns
t <sub>h1</sub>	–	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	–	0.0	–	ns
t <sub>su2</sub>	–	9	GLB Reg. Setup Time before Clock	6.0	–	8.0	–	ns
t <sub>co2</sub>	–	10	GLB Reg. Clock to Output Delay	–	6.0	–	7.0	ns
t <sub>h2</sub>	–	11	GLB Reg. Hold Time after Clock	0.0	–	0.0	–	ns
t <sub>r1</sub>	A	12	Ext. Reset Pin to Output Delay	–	10.0	–	13.5	ns
t <sub>rw1</sub>	–	13	Ext. Reset Pulse Duration	5.0	–	6.5	–	ns
t <sub>ptoen</sub>	B	14	Input to Output Enable	–	12.0	–	15.0	ns
t <sub>ptoedis</sub>	C	15	Input to Output Disable	–	12.0	–	15.0	ns
t <sub>goeen</sub>	B	16	Global OE Output Enable	–	7.0	–	9.0	ns
t <sub>goedis</sub>	C	17	Global OE Output Disable	–	7.0	–	9.0	ns
t <sub>wh</sub>	–	18	External Synchronous Clock Pulse Duration, High	3.0	–	4.0	–	ns
t <sub>wl</sub>	–	19	External Synchronous Clock Pulse Duration, Low	3.0	–	4.0	–	ns
t <sub>su3</sub>	–	20	I/O Reg. Setup Time before Ext. Sync Clock (Y2, Y3)	3.0	–	3.5	–	ns
t <sub>h3</sub>	–	21	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	0.0	–	0.0	–	ns

Table 2-0030A/1032E

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-bit counter using GRP feedback.
4. Reference Switching Test Conditions section.

## External Timing Parameters

### Over Recommended Operating Conditions

PARAMETER	TEST COND. <sup>4</sup>	# <sup>2</sup>	DESCRIPTION <sup>1</sup>	-90		-80		-70		UNITS
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>t<sub>pd1</sub></b>	A	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	–	10.0	–	12.0	–	15.0	ns
<b>t<sub>pd2</sub></b>	A	2	Data Propagation Delay, Worst Case Path	–	12.5	–	15.0	–	17.5	ns
<b>f<sub>max</sub> (Int.)</b>	A	3	Clock Frequency with Internal Feedback <sup>3</sup>	90.0	–	80.0	–	70.0	–	MHz
<b>f<sub>max</sub> (Ext.)</b>	–	4	Clock Frequency with External Feedback ( $\frac{1}{t_{su2} + t_{co1}}$ )	69.0	–	61.0	–	56.0	–	MHz
<b>f<sub>max</sub> (Tog.)</b>	–	5	Clock Frequency, Max. Toggle ( $\frac{1}{t_{wh} + t_{wl}}$ )	125	–	111	–	100	–	MHz
<b>t<sub>su1</sub></b>	–	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	7.5	–	8.5	–	9.0	–	ns
<b>t<sub>co1</sub></b>	A	7	GLB Reg. Clock to Output Delay, ORP Bypass	–	6.0	–	6.5	–	7.0	ns
<b>t<sub>h1</sub></b>	–	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	–	0.0	–	0.0	–	ns
<b>t<sub>su2</sub></b>	–	9	GLB Reg. Setup Time before Clock	8.5	–	10.0	–	11.0	–	ns
<b>t<sub>co2</sub></b>	–	10	GLB Reg. Clock to Output Delay	–	7.0	–	7.5	–	8.0	ns
<b>t<sub>h2</sub></b>	–	11	GLB Reg. Hold Time after Clock	0.0	–	0.0	–	0.0	–	ns
<b>t<sub>r1</sub></b>	A	12	Ext. Reset Pin to Output Delay	–	13.5	–	14.0	–	15.0	ns
<b>t<sub>rw1</sub></b>	–	13	Ext. Reset Pulse Duration	6.5	–	8.0	–	10.0	–	ns
<b>t<sub>ptoen</sub></b>	B	14	Input to Output Enable	–	15.0	–	16.5	–	18.0	ns
<b>t<sub>ptoedis</sub></b>	C	15	Input to Output Disable	–	15.0	–	16.5	–	18.0	ns
<b>t<sub>goeen</sub></b>	B	16	Global OE Output Enable	–	9.0	–	10.0	–	12.0	ns
<b>t<sub>goedis</sub></b>	C	17	Global OE Output Disable	–	9.0	–	10.0	–	12.0	ns
<b>t<sub>wh</sub></b>	–	18	External Synchronous Clock Pulse Duration, High	4.0	–	4.5	–	5.0	–	ns
<b>t<sub>wl</sub></b>	–	19	External Synchronous Clock Pulse Duration, Low	4.0	–	4.5	–	5.0	–	ns
<b>t<sub>su3</sub></b>	–	20	I/O Reg. Setup Time before Ext. Sync Clock (Y2, Y3)	3.5	–	3.5	–	4.0	–	ns
<b>t<sub>h3</sub></b>	–	21	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	0.0	–	0.0	–	0.0	–	ns

Table 2-0030B/1032E

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-bit counter using GRP feedback.
4. Reference Switching Test Conditions section.

## Internal Timing Parameters<sup>1</sup>

PARAM.	# <sup>2</sup>	DESCRIPTION	-125		-100		UNITS
			MIN.	MAX.	MIN.	MAX.	
<b>Inputs</b>							
t <sub>iobp</sub>	22	I/O Register Bypass	–	0.3	–	0.3	ns
t <sub>iolat</sub>	23	I/O Latch Delay	–	1.9	–	2.3	ns
t <sub>iosu</sub>	24	I/O Register Setup Time before Clock	3.0	–	3.5	–	ns
t <sub>ioh</sub>	25	I/O Register Hold Time after Clock	0.0	–	0.0	–	ns
t <sub>ioco</sub>	26	I/O Register Clock to Out Delay	–	4.6	–	5.0	ns
t <sub>ior</sub>	27	I/O Register Reset to Out Delay	–	4.6	–	5.0	ns
t <sub>din</sub>	28	Dedicated Input Delay	–	2.3	–	2.7	ns
<b>GRP</b>							
t <sub>grp1</sub>	29	GRP Delay, 1 GLB Load	–	1.8	–	1.9	ns
t <sub>grp4</sub>	30	GRP Delay, 4 GLB Loads	–	2.0	–	2.4	ns
t <sub>grp8</sub>	31	GRP Delay, 8 GLB Loads	–	2.3	–	2.4	ns
t <sub>grp16</sub>	32	GRP Delay, 16 GLB Loads	–	2.8	–	3.0	ns
t <sub>grp32</sub>	33	GRP Delay, 32 GLB Loads	–	3.8	–	4.2	ns
<b>GLB</b>							
t <sub>4ptbpc</sub>	34	4 Prod.Term Bypass Path Delay (Combinatorial)	–	3.9	–	5.3	ns
t <sub>4ptbpr</sub>	35	4 Prod. Term Bypass Path Delay (Registered)	–	4.0	–	5.3	ns
t <sub>1ptxor</sub>	36	1 Prod.Term/XOR Path Delay	–	3.6	–	4.6	ns
t <sub>20ptxor</sub>	37	20 Prod. Term/XOR Path Delay	–	5.0	–	5.8	ns
t <sub>xoradj</sub>	38	XOR Adjacent Path Delay <sup>3</sup>	–	5.0	–	6.3	ns
t <sub>gbp</sub>	39	GLB Register Bypass Delay	–	0.4	–	1.0	ns
t <sub>gsu</sub>	40	GLB Register Setup Time before Clock	0.1	–	0.5	–	ns
t <sub>gh</sub>	41	GLB Register Hold Time after Clock	4.5	–	5.8	–	ns
t <sub>gco</sub>	42	GLB Register Clock to Output Delay	–	2.3	–	2.5	ns
t <sub>gro</sub>	43	GLB Register Reset to Output Delay	–	4.9	–	6.2	ns
t <sub>ptre</sub>	44	GLB Prod.Term Reset to Register Delay	–	3.9	–	4.5	ns
t <sub>ptoe</sub>	45	GLB Prod. Term Output Enable to I/O Cell Delay	–	5.4	–	7.2	ns
t <sub>ptck</sub>	46	GLB Prod. Term Clock Delay	2.9	4.0	3.5	4.7	ns
<b>ORP</b>							
t <sub>orp</sub>	47	ORP Delay	–	1.0	–	1.0	ns
t <sub>orpbp</sub>	48	ORP Bypass Delay	–	0.0	–	0.0	ns

1. Internal Timing Parameters are not tested and are for reference only.

Table 2-0036A/1032E

2. Refer to Timing Model in this data sheet for further details.

3. The XOR adjacent path can only be used by hard macros.

## Internal Timing Parameters<sup>1</sup>

PARAM.	# <sup>2</sup>	DESCRIPTION	-90		-80		-70		UNITS
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>Inputs</b>									
t <sub>iobp</sub>	22	I/O Register Bypass	–	0.3	–	0.3	–	0.3	ns
t <sub>iolat</sub>	23	I/O Latch Delay	–	2.3	–	2.7	–	3.3	ns
t <sub>iosu</sub>	24	I/O Register Setup Time before Clock	3.5	–	3.5	–	4.0	–	ns
t <sub>ioh</sub>	25	I/O Register Hold Time after Clock	0.0	–	0.0	–	0.0	–	ns
t <sub>ioco</sub>	26	I/O Register Clock to Out Delay	–	5.0	–	5.4	–	6.1	ns
t <sub>ior</sub>	27	I/O Register Reset to Out Delay	–	5.0	–	5.4	–	6.0	ns
t <sub>din</sub>	28	Dedicated Input Delay	–	2.6	–	2.8	–	2.8	ns
<b>GRP</b>									
t <sub>grp1</sub>	29	GRP Delay, 1 GLB Load	–	2.1	–	2.2	–	2.5	ns
t <sub>grp4</sub>	30	GRP Delay, 4 GLB Loads	–	2.3	–	2.5	–	2.5	ns
t <sub>grp8</sub>	31	GRP Delay, 8 GLB Loads	–	2.6	–	2.8	–	3.2	ns
t <sub>grp16</sub>	32	GRP Delay, 16 GLB Loads	–	3.2	–	3.5	–	4.0	ns
t <sub>grp32</sub>	33	GRP Delay, 32 GLB Loads	–	4.4	–	4.8	–	5.6	ns
<b>GLB</b>									
t <sub>4ptbpc</sub>	34	4 Prod.Term Bypass Path Delay (Combinatorial)	–	5.7	–	7.1	–	8.8	ns
t <sub>4ptbpr</sub>	35	4 Prod. Term Bypass Path Delay (Registered)	–	6.1	–	6.7	–	7.2	ns
t <sub>1ptxor</sub>	36	1 Prod.Term/XOR Path Delay	–	5.6	–	6.6	–	8.3	ns
t <sub>20ptxor</sub>	37	20 Prod. Term/XOR Path Delay	–	6.8	–	7.8	–	8.7	ns
t <sub>xoradj</sub>	38	XOR Adjacent Path Delay <sup>3</sup>	–	7.1	–	8.2	–	9.2	ns
t <sub>gbp</sub>	39	GLB Register Bypass Delay	–	0.4	–	1.3	–	1.6	ns
t <sub>gsu</sub>	40	GLB Register Setup Time before Clock	0.2	–	0.5	–	0.5	–	ns
t <sub>gh</sub>	41	GLB Register Hold Time after Clock	6.8	–	7.9	–	8.8	–	ns
t <sub>gco</sub>	42	GLB Register Clock to Output Delay	–	2.9	–	2.9	–	2.9	ns
t <sub>gro</sub>	43	GLB Register Reset to Output Delay	–	6.3	–	6.4	–	6.8	ns
t <sub>ptre</sub>	44	GLB Prod.Term Reset to Register Delay	–	5.1	–	5.5	–	5.8	ns
t <sub>ptoe</sub>	45	GLB Prod. Term Output Enable to I/O Cell Delay	–	7.1	–	8.0	–	9.0	ns
t <sub>ptck</sub>	46	GLB Prod. Term Clock Delay	4.1	5.3	4.5	5.8	4.8	6.2	ns
<b>ORP</b>									
t <sub>orp</sub>	47	ORP Delay	–	1.0	–	1.0	–	1.0	ns
t <sub>orpbp</sub>	48	ORP Bypass Delay	–	0.0	–	0.0	–	0.0	ns

1. Internal Timing Parameters are not tested and are for reference only.

Table 2-0036B/1032E

2. Refer to Timing Model in this data sheet for further details.

3. The XOR adjacent path can only be used by hard macros.



**Internal Timing Parameters<sup>1</sup>**

PARAM.	#	DESCRIPTION	-125		-100		UNITS
			MIN.	MAX.	MIN.	MAX.	
<b>Outputs</b>							
<b>tob</b>	49	Output Buffer Delay	–	1.3	–	2.0	ns
<b>tsl</b>	50	Output Buffer Delay, Slew Limited Adder	–	9.9	–	10.0	ns
<b>toen</b>	51	I/O Cell OE to Output Enabled	–	4.3	–	5.1	ns
<b>todis</b>	52	I/O Cell OE to Output Disabled	–	4.3	–	5.1	ns
<b>tgoe</b>	53	Global OE	–	2.7	–	3.9	ns
<b>Clocks</b>							
<b>tgy0</b>	54	Clk Delay, Y0 to Global GLB Clk Line (Ref. clk)	1.4	1.4	1.5	1.5	ns
<b>tgy1/2</b>	55	Clk Delay, Y1 or Y2 to Global GLB Clk Line	1.4	1.4	1.5	1.5	ns
<b>tgcp</b>	56	Clk Delay, Clock GLB to Global GLB Clk Line	0.8	1.8	0.8	1.8	ns
<b>tioy2/3</b>	57	Clk Delay, Y2 or Y3 to I/O Cell Global Clk Line	0.0	0.0	0.0	0.0	ns
<b>tiocp</b>	58	Clk Delay, Clk GLB to I/O Cell Global Clk Line	0.8	1.8	0.8	1.8	ns
<b>Global Reset</b>							
<b>tgr</b>	59	Global Reset to GLB and I/O Registers	–	2.8	–	4.3	ns

1. Internal Timing Parameters are not tested and are for reference only.

Table 2-0037A/1032E


**Internal Timing Parameters<sup>1</sup>**

PARAM.	#	DESCRIPTION	-90		-80		-70		UNITS
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>Outputs</b>									
<b>t<sub>ob</sub></b>	49	Output Buffer Delay	–	1.7	–	2.1	–	2.6	ns
<b>t<sub>sl</sub></b>	50	Output Buffer Delay, Slew Limited Adder	–	10.0	–	10.0	–	10.0	ns
<b>t<sub>oen</sub></b>	51	I/O Cell OE to Output Enabled	–	5.3	–	5.7	–	6.2	ns
<b>t<sub>odis</sub></b>	52	I/O Cell OE to Output Disabled	–	5.3	–	5.7	–	6.2	ns
<b>t<sub>goe</sub></b>	53	Global OE	–	3.7	–	4.3	–	5.8	ns
<b>Clocks</b>									
<b>t<sub>gy0</sub></b>	54	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	1.4	1.4	1.5	1.5	1.5	1.5	ns
<b>t<sub>gy1/2</sub></b>	55	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.4	2.9	2.6	3.1	1.5	1.5	ns
<b>t<sub>gcp</sub></b>	56	Clock Delay, Clock GLB to Global GLB Clock Line	0.8	1.8	0.8	1.8	0.8	1.8	ns
<b>t<sub>ioy2/3</sub></b>	57	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	0.0	0.0	0.0	0.0	0.0	0.0	ns
<b>t<sub>iocp</sub></b>	58	Clock Delay, Clock GLB to I/O Cell Global Clock Line	0.8	1.8	0.8	1.8	0.8	1.8	ns
<b>Global Reset</b>									
<b>t<sub>gr</sub></b>	59	Global Reset to GLB and I/O Registers	–	4.5	–	4.5	–	4.6	ns

1. Internal Timing Parameters are not tested and are for reference only.

Table 2-0037B/1032E

**ispLSI and pLSI 1032E Timing Model**



**Derivations of  $t_{su}$ ,  $t_h$  and  $t_{co}$  from the Product Term Clock<sup>1</sup>**


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#22 + \#30 + \#37) + (\#40) - (\#22 + \#30 + \#46) \\
 2.2 \text{ ns} &= (0.3 + 2.0 + 5.0) + (0.1) - (0.3 + 2.0 + 2.9) \\
 \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#22 + \#30 + \#46) + (\#41) - (\#22 + \#30 + \#37) \\
 3.5 \text{ ns} &= (0.3 + 2.0 + 4.0) + (4.5) - (0.3 + 2.0 + 5.0) \\
 \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#22 + \#30 + \#46) + (\#42) + (\#47 + \#49) \\
 10.9 \text{ ns} &= (0.3 + 2.0 + 4.0) + (2.3) + (1.0 + 1.3)
 \end{aligned}$$

**Derivations of  $t_{su}$ ,  $t_h$  and  $t_{co}$  from the Clock GLB<sup>1</sup>**

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#22 + \#30 + \#37) + (\#40) - (\#54 + \#42 + \#56) \\
 2.9 \text{ ns} &= (0.3 + 2.0 + 5.0) + (0.1) - (1.4 + 2.3 + 0.8) \\
 \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#54 + \#42 + \#56) + (\#41) - (\#22 + \#30 + \#37) \\
 2.7 \text{ ns} &= (1.4 + 2.3 + 1.8) + (4.5) - (0.3 + 2.0 + 5.0) \\
 \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#54 + \#42 + \#56) + (\#42) + (\#47 + \#49) \\
 5.5 \text{ ns} &= (1.4 + 2.3 + 1.8) + (2.3) + (1.0 + 1.3)
 \end{aligned}$$

1. Calculations are based upon timing specifications for the ispLSI and pLSI 1032E-125.

**Maximum GRP Delay vs GLB Loads**




**Power Consumption**

Power consumption in the ispLSI and pLSI 1032E device depends on two primary factors: the speed at which the device is operating, and the number of product terms

used. Figure 3 shows the relationship between power and operating speed.

**Figure 3. Typical Device Power Consumption vs fmax**



Notes: Configuration of eight 16-bit counters  
Typical current at 5V, 25°C

I<sub>CC</sub> can be estimated for the ispLSI and pLSI 1032E using the following equation:

$$I_{CC}(\text{mA}) = 15 + (\# \text{ of PTs} * 0.59) + (\# \text{ of nets} * \text{Max freq} * 0.0078)$$

Where:

- # of PTs = Number of Product Terms used in design
- # of nets = Number of Signals used in device
- Max freq = Highest Clock Frequency to the device (in MHz)

The I<sub>CC</sub> estimate is based on typical conditions (V<sub>CC</sub> = 5.0V, room temperature) and an assumption of four GLB loads on average exists. These values are for estimates only. Since the value of I<sub>CC</sub> is sensitive to operating conditions and the program in the device, the actual I<sub>CC</sub> should be verified.

## Pin Description

NAME	PLCC PIN NUMBERS	TQFP PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63	26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18	17, 18, 19, 20, 21, 22, 23, 28, 29, 30, 31, 32, 33, 34, 35, 36, 40, 41, 42, 43, 44, 45, 46, 47, 48, 53, 54, 55, 56, 57, 58, 59, 67, 68, 69, 70, 71, 72, 73, 78, 79, 80, 81, 82, 83, 84, 85, 86, 90, 91, 92, 93, 94, 95, 96, 97, 98, 3, 4, 5, 6, 7, 8, 9	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
GOE 0/IN 4	67	66	This is a dual function pin. It can be used either as Global Output Enable for all I/O cells or it can be used as a dedicated input pin.
GOE 1/IN 5	84	87	This is a dual function pin. It can be used either as Global Output Enable for all I/O cells or it can be used as a dedicated input pin.
IN 6, IN 7	2, 19	89, 10	Dedicated input pins to the device.
$\overline{\text{ispEN}}^{**}/\text{NC}$	23	14	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI*/IN 0	25	16	Input - This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 is also used as one of the two control pins for the isp state machine. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high.
MODE*/IN 1	42	37	Input - This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as pin to control the operation of the isp state machine. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high.
SDO*/IN 2	44	39	Output/Input - This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as an output pin to read serial shift register data. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high.
SCLK*/IN 3	61	60	Input - This pin performs two functions. When $\overline{\text{ispEN}}$ is logic low, it functions as a clock pin for the Serial Shift Register. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high.
$\overline{\text{RESET}}$	24	15	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	20	11	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	66	65	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	63	62	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	62	61	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
GND VCC	1, 22, 43, 64 21, 65	13, 38, 63, 88 12, 64	Ground (GND) Vcc
NC		1, 2, 24, 25, 26, 27, 49, 50, 51, 52, 74, 75, 76, 77, 99, 100	No connect.


\* ispLSI 1032E only

\*\*  $\overline{\text{ispEN}}$  for ispLSI 1032E; NC for pLSI 1032E, must be left floating or tied to  $V_{CC}$ , must not be grounded or tied to any other signal.

Table 2-0002A/1032E

**Pin Configurations**


ispLSI and pLSI 1032E 84-Pin PLCC Pinout Diagram



\* Pins have dual function capability for ispLSI 1032E only (except pin 23, which is ispEN only).  
\*\* Pins have dual function capability which is software selectable.

**Pin Configurations**

ispLSI 1032E 100-Pin TQFP Pinout Diagram




\* Pins have dual function capability.

\*\* Pins have dual function capability which is software selectable.

0766A-32E-isp

## Part Number Description



0212/1032E

## ispLSI and pLSI 1032E Ordering Information

### COMMERCIAL

FAMILY	f <sub>max</sub> (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	125	7.5	ispLSI 1032E-125LJ	84-Pin PLCC
	125	7.5	ispLSI 1032E-125LT	100-Pin TQFP
	100	10	ispLSI 1032E-100LJ	84-Pin PLCC
	100	10	ispLSI 1032E-100LT	100-Pin TQFP
	90	10	ispLSI 1032E-90LJ*	84-Pin PLCC
	90	10	ispLSI 1032E-90LT*	100-Pin TQFP
	80	12	ispLSI 1032E-80LJ*	84-Pin PLCC
	80	12	ispLSI 1032E-80LT*	100-Pin TQFP
	70	15	ispLSI 1032E-70LJ	84-Pin PLCC
	70	15	ispLSI 1032E-70LT	100-Pin TQFP
pLSI	125	7.5	pLSI 1032E-125LJ	84-Pin PLCC
	100	10	pLSI 1032E-100LJ	84-Pin PLCC
	90	10	pLSI 1032E-90LJ*	84-Pin PLCC
	80	12	pLSI 1032E-80LJ*	84-Pin PLCC
	70	15	pLSI 1032E-70LJ	84-Pin PLCC

\*ispLSI 1032E-100 recommended for new designs.

Table 2-0041A/1032E

### INDUSTRIAL

FAMILY	f <sub>max</sub> (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	70	15	ispLSI 1032E-70LJI	84-Pin PLCC
	70	15	ispLSI 1032E-70LTI	100-Pin TQFP

Table 2-0041B/1032E





Copyright © 1997 Lattice Semiconductor Corporation.

E<sup>2</sup>CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Semiconductor, L (stylized) Lattice Semiconductor Corp., L (stylized) and Lattice (design) are registered trademarks of Lattice Semiconductor Corporation. Generic Array Logic, ISP, ispATE, ispCODE, ispDOWNLOAD, ispDS, ispDS+, ispGDS, ispGDX, ispHDL, ispJTAG, ispStarter, ispSTREAM, ispTEST, ispTURBO, ispVECTOR, ispVerilog, ispVHDL, Latch-Lock, LHDL, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

#### LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court  
Hillsboro, Oregon 97124 U.S.A.

Tel.: (503) 681-0118

FAX: (503) 681-3037

<http://www.latticesemi.com>

July 1997

---