

ISP1763A Hi-Speed USB OTG controller

Rev. 02 - 24 February 2011 **Product data sheet**

1. General description

The ISP1763A is a single-chip Hi-Speed Universal Serial Bus (USB) On-The-Go (OTG) controller integrated with the advanced ST-Ericsson's slave host controller and the ST-Ericsson's ISP1582 peripheral controller.

The Hi-Speed USB host controller and peripheral controller comply with *Universal Serial Bus Specification Rev. 2.0* and support data transfer speeds of up to 480 Mbit/s. The Enhanced Host Controller Interface (EHCI) core implemented in the host controller is adapted from *Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0*. The OTG controller is compliant with *On-The-Go Supplement to the USB Specification Rev. 1.3*.

The ISP1763A has two USB ports. Port 1 can be configured to function as a downstream port, an upstream port, or as an OTG port; port 2 is always configured as a downstream port. Port 2 supports Session Request Protocol (SRP) detection from the B-device. The OTG port supports Host Negotiation Protocol (HNP) and SRP as specified in *On-The-Go Supplement to the USB Specification Rev. 1.3*.

The ISP1763A support multiple bus interfaces with 8-bit or 16-bit bus. The ISP1763A can interface to processors with digital I/O voltages of 1.8 V or 3.3 V.

2. Features

- Compliant with:
	- *Universal Serial Bus Specification Rev. 2.0*
	- ◆ On-The-Go Supplement to the USB Specification Rev. 1.3
- Small form-factor for portable applications; available in VFQFPN64 and TFBGA64 Restriction of Hazardous Substances (RoHS) compliant, halogen-free and lead-free packages
- \blacksquare Low power consumption for portable applications
- Host supports data transfer at high-speed (480 Mbit/s), full-speed (12 Mbit/s), and low-speed (1.5 Mbit/s); supports disabling of high-speed mode on each port
- **Peripheral supports data transfer at high-speed (480 Mbit/s) and full-speed (12 Mbit/s)**
- Integrated Transaction Translator (TT) for Original USB (full-speed and low-speed) support
- Two USB ports:
	- ◆ Port 1: OTG, host, or peripheral port
	- ◆ Port 2: Host port only (supports SRP detection)
- Supports OTG HNP and SRP
- Supports 8-bit or 16-bit CPU bus interface
- \blacksquare Flexibility to interface with various types of processors:

- ◆ NOR Flash interface (multiplexed mode)
- ◆ NAND Flash interface (multiplexed mode)
- ◆ General multiplex interface
- ◆ SRAM interface
- **Single configurable interrupt (INT) line for the host controller, peripheral controller, and** OTG controller
- Integrated Phase-Locked Loop (PLL) supports external 12 MHz, 19.2 MHz, and 24 MHz crystal, and direct clock source
- Supports remote wake-up from deep sleep mode
- Supports interfacing I/O voltage of 1.8 V or 3.3 V; separate I/O voltage supply pins minimize crosstalk
- Internal voltage regulator supplies 1.2 V to the digital core
- 3.0 V to 3.6 V supply voltage input range for the internal USB transceiver
- Supports hybrid power mode; $V_{CC(3V3)}$ is not present, $V_{CC(1/O)}$ is powered
- Host controller-specific features:
	- ◆ EHCI core is adapted from *Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0*
	- \triangle Integrated TT for Original USB device support on both the ports
	- ◆ Integrated 24 kB high-speed memory
	- ◆ Power switching and overcurrent reporting on per-port basis
- **Peripheral controller-specific features:**
	- ◆ Compliant with *Universal Serial Bus Specification Rev. 2.0*
	- ◆ Integrated 4 kB memory to support seven IN endpoints, seven OUT endpoints, and one fixed control IN/OUT endpoint
	- \blacklozenge V_{BUS} detection in deep sleep mode
- OTG controller-specific features:
	- ◆ Supports OTG HNP and SRP using status and control registers for the software implementation in OTG dual-role devices
	- \triangle Integrated V_{RUS} voltage comparators
	- ◆ Integrated cable (ID) detector
	- \blacklozenge Programmable timers with high resolution (0.01 ms to 80 ms)

3. Applications

The ISP1763A can be used to implement a dual-role USB device in any application, USB host or USB peripheral, depending on the cable connection. If the dual-role device is connected to a USB peripheral, it behaves like a USB host. The dual-role device can also be connected to a PC or any other USB host, and behave like a USB peripheral.

3.1 Host or peripheral roles

- **TV/TV** box:
	- ◆ Play, upload, or download media files from or to USB memory disk
- DVD player:
	- ◆ Play, upload, or download media files from or to USB memory disk
- Mobile phone to or from:

- Mobile phone: exchange contact information
- Digital still camera: e-mail pictures or upload pictures to the web
- MP3 player: upload or download/broadcast music
- Mass storage: upload or download files
- ◆ Scanner: scan business cards
- **Printer**
- **Netbook**
- Set-top box

4. Ordering information

Table 1. Ordering information

5. Marking

[1] The package marking is the first line of text on the IC package and can be used for IC identification.

<u>၈</u> **6. Block diagram Block diagram**

AST ST ST ST ST ST

Hi-Speed USB OTG controller Hi-Speed USB OTG controller

ISP1763A

7. Pinning information

7.1 Pinning

Hi-Speed USB OTG controller

ISP1763A

7.2 Pin description

Hi-Speed USB OTG controller

Table 3. Pin description *…continued*

Hi-Speed USB OTG controller

Table 3. Pin description *…continued*

Hi-Speed USB OTG controller

Table 3. Pin description *…continued*

Table 3. Pin description *…continued*

[1] Symbol names ending with underscore N (for example, NAME_N) represent active-LOW signals.

[2] I = input only; O = output only; I/O = digital input/output; OD = open-drain output; AI = analog input; AO = analog output; AI/O = analog input/output; P = power or ground.

8. Functional description

8.1 CPU bus interface

The ISP1763A has a fast advance general-purpose interface to communicate with most types of microcontrollers and microprocessors. This microcontroller interface is configured using pins ALE/ADV_N and CLE to accommodate most types of interfaces. The bus interface supports 8-bit and 16-bit, which can be configured using bit DATA_BUS_WIDTH. Four bus interface types are selected using inputs ALE/ADV_N and CLE during power-up, the RD_N/DS_N/RE_N/OE_N and CS_N/CE_N pins, or the RESET_N pin. [Table 4](#page-10-0) provides details of bus configurations for each mode.

Table 4. Bus configuration modes

Table 4. Bus configuration modes *…continued*

8.2 Interface mode lock

The bus interface can be locked in any of the modes, SRAM, NAND, NOR, or general multiplex, using bit 3 of the HW Mode Control register. To lock the interface in a particular mode:

- 1. Read bits 7 and 6 of the SW Reset register.
- 2. Set bit 3 of the HW Mode Control register to logic 1.
- 3. Read bits 7 and 6 of the SW Reset register to ensure that the interface is locked in the desired mode.

8.3 SRAM bus interface mode

The bus interface will be in SRAM 16-bit mode if pins ALE/ADV_N and CLE are HIGH, when:

- **•** The CS_N/CE_N pin goes LOW, and the RD_N/DS_N/RE_N/OE_N pin goes LOW, or
- **•** The RESET_N pin goes from LOW to HIGH.

Then, if the DATA_BUS_WIDTH bit is set, the bus interface will be in SRAM 8-bit mode.

In SRAM mode, A[7:0] is the 8-bit address bus and AD[15:0] is the separate 16-bit data bus. The ISP1763A pins RD_N/DS_N/RE_N/OE_N and WR_N/RW_N/WE_N are the read and write strobes. The SRAM bus interface supports both 8-bit and 16-bit bus width that can be configured by setting or clearing bit DATA_BUS_WIDTH. The DMA transfer is also applicable to this interface.

8.4 NAND bus interface mode

The bus interface will be in NAND 16-bit mode if pins ALE/ADV_N and CLE are LOW, when:

- **•** The CS_N/CE_N pin goes LOW, and the RD_N/DS_N/RE_N/OE_N pin goes LOW, or
- **•** The RESET_N pin goes from LOW to HIGH.

Then, if the DATA_BUS_WIDTH bit is set, the bus interface will be in NAND 8-bit mode.

The NAND bus interface supports most advance application processors. The command-address-data multiplexed bus is an 8-bit or 16-bit connection. The NAND Flash interface access consists of three phases: command, address, and data. The command phase is ignored. The address in the NAND Flash interface is sequentially sent in address cycles. For the ISP1763A application, an 8-bit address is sufficient to address all on-chip registers and buffers; see [Figure 4](#page-12-0). The last byte address latched will be the accessed address if there are several address cycles.

The data length can vary from one byte to multiple bytes. For example, to access the data port of the peripheral controller, the maximum data length can reach 1024 bytes.

8.5 NOR bus interface mode

The bus interface will be in NOR 16-bit mode, if pin ALE/ADV_N is HIGH and pin CLE is LOW, when:

• The CS_N/CE_N pin goes LOW, and the RD_N/DS_N/RE_N/OE_N pin goes LOW, or

• The RESET_N pin goes from LOW to HIGH.

Then if the DATA_BUS_WIDTH bit is set, the bus interface will be in NOR 8-bit mode.

The NOR Flash interface access consists of two phases: address and data.

The address is valid when CS_N/CE_N and ADV_N are LOW, and the address is latched at the rising edge of ADV_N. For a read operation, WE_N must be HIGH. OE_N is the data output control. When active, the addressed register or the buffer data is driven to the I/O bus. The read operation is completed when CS_N/CE_N is deasserted. For a write operation, OE_N must be HIGH. The WE_N assertion can start when ADV_N is deasserted. WE_N is the data input strobe signal. When deasserted, data will be written to the addressed register or the buffer. The write operation is completed when CS_N/CE_N is deasserted.

8.6 General multiplex bus interface mode

The bus interface will be in general multiplex 16-bit mode, if pin ALE/ADV N is LOW and pin CLE is HIGH, when:

- **•** The CS_N/CE_N pin goes LOW, and the RD_N/DS_N/RE_N/OE_N pin goes LOW, or
- **•** The RESET_N pin goes from LOW to HIGH.

Then if the DATA_BUS_WIDTH bit is set, the bus interface will be in general multiplex 8-bit mode.The general multiplex bus interface supports most advance application processors. The general multiplex interface access consists of two phases: address and data.

The address is valid when ALE/ADV_N goes HIGH, and the address is latched at the falling edge of ALE/ADV_N. For a read operation, WR_N/RW_N/WE_N must be HIGH. RD_N/DS_N/RE_N/OE_N is the data output control. When active, the addressed register or the buffer data is driven to the I/O bus. The read operation is completed when CS_N/CE_N is deasserted. For a write operation, RD_N/DS_N/RE_N/OE_N must be HIGH. The WR_N/RW_N/WE_N assertion can start when ALE/ADV_N is deasserted. WR_N/RW_N/WE_N is the data input strobe signal. When deasserted, data will be written to the addressed register or the buffer. The write operation is completed when CS_N/CE_N is deasserted. The DMA transfer is also applicable to this interface.

8.7 DMA controller

The DMA controller of the ISP1763A is used to transfer data between the system memory and local buffers. It shares data bus AD[15:0] and control signals WR_N/RW_N/WE_N, RD_N/DS_N/RE_N/OE_N, and CS_N/CE_N. The logic is dependent on the bus interface mode setting.

DREQ is from the ISP1763A to indicate the start of DMA. DACK is used to differentiate if data transferred is for the DMA or PIO access. When DACK is asserted, it indicates that it is still in DMA mode. When DACK is deasserted, it indicates that PIO is to be accessed. ALE/ADV N and CLE (address phase) are ignored in a DMA access cycle. Correct data will be captured only on the data phase (the rising edge of WR_N/RW_N/WE_N and RD_N/DS_N/RE_N/OE_N). The DMA controller of the ISP1763A has only one DMA channel. Therefore, only one DMA transfer may take place at a time.

The ISP1763A supports only counter mode. Dynamically assign the DMA transfer counter for each DMA transfer. The transfer ends once the transfer counter reaches zero. If the transfer counter is larger than the burst counter, the DREQ signal will deassert at the end of each burst transfer. DREQ will re-assert at the beginning of each burst.

For a 16-bit DMA transfer, the minimum burst length is 2 bytes. This means that the burst length is only one DMA cycle. Therefore, DREQ and DACK will assert and deassert at each DMA cycle.

In peripheral DMA, the bits in the Interrupt Reason register will be asserted to indicate that the DMA transfer has either successfully completed or terminated. Setting the control bits in the DMA Command register will start, stop, or reset the DMA transfer.

Table 6. Register address

Table 6. Register address *…continued*

8.8 On-The-Go (OTG) controller

8.8.1 Introduction

OTG is a supplement to the Hi-Speed USB specification that augments existing USB peripherals by adding to these peripherals limited host capability to support other targeted USB peripherals. It is primarily targeted at portable devices because it addresses concerns related to such devices, such as a small connector and low power. Non-portable devices, even standard hosts, can also benefit from OTG features.

The ISP1763A OTG controller is designed to perform all the tasks specified in the OTG supplement. It supports HNP and SRP for dual-role devices. The ISP1763A uses the software implementation of HNP and SRP for maximum flexibility. A set of OTG registers provides the control and status monitoring capabilities to support software HNP or SRP.

USB transceivers, timers, and analog components required by OTG are also integrated on-chip. The analog components include:

- **•** Voltage comparators
- **•** Pull-up or pull-down resistors on data lines
- Charging or discharging resistors for V_{BUS}

8.8.2 Dual-role device

When port 1 of the ISP1763A is configured in OTG mode, it can be used as an OTG dual-role device. A dual-role device is a USB device that can function either as a host or as a peripheral. As a host, the ISP1763A can support all four types of transfers, control, bulk, isochronous, and interrupt, at high-speed, full-speed, or low-speed. As a peripheral, the ISP1763A can support two control endpoints, and up to seven IN endpoints and seven OUT endpoints that can be programmed to any of the four transfer types.

The default role of the ISP1763A is controlled by the ID pin, which in turn is controlled by the type of plug connected to the micro-AB receptacle. If ID = LOW (micro-A plug connected), it becomes an A-device, which is a host by default. If ID = HIGH (micro-B plug connected), it becomes a B-device, which is a peripheral by default.

Both the A-device and the B-device work on a session basis. A session is defined as the period of time during which devices exchange data. A session starts when V_{BUS} is driven and ends when V_{BUS} is turned off. Both the A-device and the B-device may start a session. During a session, the role of the host can be transferred back and forth between the A-device and the B-device any number of times by using HNP.

If the A-device wants to start a session, it turns on V_{BUS} by enabling the external charge pump. The B-device detects that V_{BUS} has risen above the B_SESS_VLD level and assumes the role of a peripheral asserting its pull-up resistor on the DP line. The A-device detects the remote pull-up resistor and assumes the role of a host. Then the A-device can

communicate with the B-device as long as it wishes. When the A-device finishes communicating with the B-device, the A-device turns off V_{BUS} and both the devices finally go into the idle state.

If the B-device wants to start a session, it must initiate SRP by data line pulsing and V_{BUS} pulsing. When the A-device detects any of these SRP events, it turns on its $V_{\rm RDS}$. (Note: only the A-device is allowed to drive V_{RUS} .) The B-device assumes the role of a peripheral, and the A-device assumes the role of a host. The A-device detects that the B-device can support HNP by getting the OTG descriptor from the B-device. The A-device will then enable the HNP hand-off by using SetFeature (b hnp enable) and then go into the suspend state. The B-device signals it is claiming the host role by deasserting its pull-up resistor. The A-device acknowledges by going into the peripheral state. The B-device then assumes the role of a host and communicates with the A-device as long as it wishes. When the B-device finishes communicating with the A-device, both the devices finally go into the idle state.

8.8.3 Session Request Protocol (SRP)

As a dual-role device, the ISP1763A can initiate and respond to SRP. The B-device initiates SRP by data line pulsing, followed by V_{BUS} pulsing. The A-device can detect data line pulsing.

8.8.3.1 B-device initiating SRP

The ISP1763A can initiate SRP by performing the following steps:

- 1. Detect initial conditions (read ID_GND, B_SESS_END, and SE0_2MS of the OTG Interrupt Source register).
- 2. Start data line pulsing (set DP_PULLUP of the OTG Control register to logic 1).
- 3. Wait for 5 ms to 10 ms.
- 4. Stop data line pulsing (set DP_PULLUP of the OTG Control register to logic 0).
- 5. Start V_{BUS} pulsing (set VBUS_CHRG of the OTG Control register to logic 1).
- 6. Wait for 10 ms to 20 ms.
- 7. Stop V_{RIS} pulsing (set VBUS CHRG of the OTG Control register to logic 0).
- 8. Discharge V_{BUS} for about 30 ms (by using VBUS DISCHRG of the OTG Control register), optional.

The B-device must complete both data line pulsing and V_{BUS} pulsing within 100 ms.

8.8.3.2 A-device responding to SRP

The A-device must be able to respond to one of the two SRP events: data line pulsing or V_{BUS} pulsing.

8.8.4 Host Negotiation Protocol (HNP)

HNP is used to transfer control of the host role between the default host (A-device) and the default peripheral (B-device) during a session. When the A-device is ready to give up its role as a host, it will condition the B-device using SetFeature (b_hnp_enable) and will go into suspend. If the B-device wants to use the bus at that time, it signals a disconnect to the A-device. Then, the A-device will take the role of peripheral and the B-device will take the role of a host.

8.8.4.1 Sequence of HNP events

The sequence of events for HNP as observed on the USB bus is illustrated in [Figure 5.](#page-17-0)

As can be seen in [Figure 5:](#page-17-0)

- 1. The A-device completes using the bus and stops all bus activity (that is, suspends the bus).
- 2. The B-device detects that the bus is idle for more than 5 ms and begins HNP by turning off the pull-up on DP. This allows the bus to discharge to the SE0 state.
- 3. The A-device detects SE0 on the bus and recognizes this as a request from the B-device to become a host. The A-device responds by turning on its DP pull-up within 3 ms of first detecting SE0 on the bus.
- 4. After waiting for 30 μ s to ensure that the DP line is not HIGH because of the residual effect of the B-device pull-up, the B-device notices that the DP line is HIGH and the DM line is LOW, that is, J state. This indicates that the A-device has recognized the HNP request from the B-device. At this point, the B-device becomes a host and asserts bus reset to start using the bus. The B-device must assert the bus reset, that is, SE0, within 1 ms of the time that the A-device turns on its pull-up.
- 5. When the B-device completes using the bus, it stops all bus activities. Optionally, the B-device may turn on its DP pull-up at this time.
- 6. The A-device detects lack of bus activity for more than 3 ms and turns off its DP pull-up. Alternatively, if the A-device has no further need to communicate with the B-device, the A-device may turn off V_{BUS} and end the session.
- 7. The B-device turns on its pull-up.
- 8. After waiting 30 μ s to ensure that the DP line is not HIGH because of the residual effect of the A-device pull-up, the A-device notices that the DP line is HIGH (and the DM line is LOW) indicating that the B-device is signaling a connect and is ready to respond as a peripheral. At this point, the A-device becomes a host and asserts the bus reset to start using the bus.

8.8.5 Power saving in the idle state and during wake-up

The ISP1763A can be put in power saving mode if the OTG device is not in a session. This significantly reduces the power consumption. In this mode, both the peripheral controller and the host controller are suspended, the PLL and the oscillator are stopped, and the external charge pump is in the suspend state.

As an OTG device, however, the ISP1763A is required to respond to SRP events. To support this, a LazyClock is kept running when the chip is in power-saving mode. An SRP event will wake up the chip, that is, enable the PLL and the oscillator. Besides this, an ID change or B_SESS_VLD detection can also wake up the chip. These wake-up events can be enabled or disabled by programming the related bits of the OTG Interrupt Enable register before putting the chip in power saving mode. If the bit is set, then the corresponding event (status change) will wake up the ISP1763A. If the bit is cleared, then the corresponding event will not wake up the ISP1763A.

You can also wake up the ISP1763A from power-saving mode by using the software. This is accomplished by accessing any of the ISP1763A registers. Accessing a register will assert CS_N/CE_N and RD_N/DS_N/RE_N/OE_N of the ISP1763A, and therefore, set it awake.

8.9 USB host controller

8.9.1 ISP1763A USB host controller and hub internal architecture

The EHCI block and the Hi-Speed USB hub block are the main components of the advanced ST-Ericsson's slave host controller.

The EHCI is the latest generation design with improved data bandwidth. The EHCI in the ISP1763A is adapted from *Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0*.

The internal Hi-Speed USB hub block replaces the companion host controller block used in the original architecture of a PCI Hi-Speed USB host controller to handle full-speed and low-speed modes. The host controller of the ISP1763A architecture is a simplified hardware architecture that helps reduce cost and development time by eliminating the additional work involved in implementing the OHCI software required to support full-speed and low-speed modes.

[Figure 6](#page-19-0) shows the internal architecture of the ISP1763A host controller. The ISP1763A host controller implements an EHCI that has one internal port, the root hub port 1 (not available externally), on which the internal hub is connected. The two external ports are always routed to the internal hub. The internal hub is a Hi-Speed USB, including the TT.

At power-on reset, followed by the host controller reset and initialization, the internal root hub port 1 will be polled until a new connection is detected showing the connection of the internal hub.

The internal Hi-Speed USB hub is enumerated using a sequence similar to a standard Hi-Speed USB hub enumeration sequence, and the polling on the root hub is stopped because the internal Hi-Speed USB hub will never be disconnected.

8.9.2 Host controller buffer memory block

8.9.2.1 General considerations

The internal addressable host controller buffer memory is 24 kB.

The total amount of memory allocated to the payload determines the maximum transfer size specified by a PTD, a larger internal memory size results in lesser CPU interruption for transfer programming. This means less time spent in context switching, resulting in better CPU usage.

A larger buffer also implies a larger amount of data to be transferred. This transfer, however, can be done over a longer period of time, to maintain overall system performance. Each transfer of the USB data on the USB bus can span up to a few milliseconds before requiring further CPU intervention for data movement.

The internal architecture of the ISP1763A host controller allows a flexible definition of the memory buffer for optimization of the data transfer on the CPU extension bus and the USB. It is possible to implement different data transfer schemes, depending on the number and type of USB devices present. For example, push-pull: data can be written to half of the memory while data in the other half is accessed by the host controller and sent on the USB bus. This is useful especially when a high-bandwidth continuous or periodic data flow is required.

8.9.2.2 Structure of the host controller memory

The internal memory is 24 kB: 4 kB PTD area and 20 kB payload area.

Both the PTD and payload memory zones are divided into three dedicated areas for each main type of USB transfer: Isochronous (ISO), Interrupt (INT), and Asynchronous Transfer List (ATL). As shown in [Table 7](#page-20-0), the PTD areas for ISO, INT, and ATL are grouped at the beginning of the memory, occupying address range 0400h to 0FFFh, following the registers address space. The payload or data area occupies the next memory address range 1000h to 5FFFh, meaning that 20 kB of memory is allocated for the payload data.

A maximum of 16 PTD areas and their allocated payload areas can be defined for each type of transfer. The structure of a PTD is similar for every transfer type and consists of eight Double Words (DWs) that must be correctly programmed for correct USB data transfer. The reserved bits of a PTD must be set to logic 0. A detailed description of the PTD structure can be found in [Section 10.4](#page-57-0).

The transfer size specified by the PTD determines the contiguous USB data transfer that can be performed without any CPU intervention. The respective payload memory area must be equal to the transfer size defined. The maximum transfer size is flexible and can be optimized, depending on the number and nature of USB devices or PTDs defined and their respective MaxPacketSize.

The RAM is structured in blocks of PTDs and payloads so that while the USB is executing on an active transfer-based PTD, the processor can simultaneously fill up another block area in the RAM. A PTD and its payload can then be updated on-the-fly without stopping or delaying any other USB transaction or corrupting the RAM data.

Some of the design features are:

- **•** The internal memory contains isochronous, interrupt, and asynchronous PTDs, and defined payloads.
- **•** Internal memory address range calculation:

Memory address = (CPU address $-$ 0400h) (shift right >> 3). The base address is 0400h.

Table 7. Memory address

Both the CPU interface logic and the USB host controller require access to the internal ISP1763A RAM at the same time. The internal arbiter controls these accesses to the internal memory, organized internally on a 64-bit data bus width, allowing a maximum bandwidth of 240 MB/s. This bandwidth avoids any bottleneck on accesses both from the CPU interface and the internal USB host controller.

8.9.3 Interrupts

The ISP1763A will generate an INT according to the source or event in the HcInterrupt register. The main steps to enable the INT assertion are:

- 1. Set GLOBAL_INTR_EN (bit 0) in the HW Mode Control register.
- 2. Define the INT active as level or edge in INTR_LEVEL (bit 1) of the HW Mode Control register.
- 3. Define the INT polarity as active LOW or HIGH in INTR_POL (bit 2) of the HW Mode Control register. These settings must match the INT settings of the host processor.

By default, interrupt is level-triggered and active LOW.

4. Program the individual interrupt enable bits in the HcInterruptEnable register. The software will need to clear the interrupt status bits in the HcInterrupt register before enabling individual interrupt enable bits.

, ST
• ERICSSON

ISP1763A

Hi-Speed USB OTG controller

Additional INT characteristics can be adjusted in the Edge Interrupt Count register, as necessary, applicable only when INT is set to be edge-active; a pulse of a defined width is generated every time INT is active.

Bits 15 to 0 of the Edge Interrupt Count register will define the INT pulse width. The maximum pulse width that can be programmed is FFFFh, corresponding to a 1 ms pulse width. This setting is necessary for certain processors that may require a different minimum INT pulse width than the default value. The default INT width set at power-on is about 500 ns.

Bits 31 to 24 of the Edge Interrupt Count register define the minimum interval between two interrupts to avoid frequent INT received by the CPU. The default value of 00h attributed to these bits determines the normal INT generation, without any delay. When a delay is programmed and the INT becomes active after that delay, several INT events may already have occurred.

All the interrupt events are represented by the respective bits allocated in the HcInterrupt register. There is no mechanism to show the order or the moment occurrence of an interrupt.

The asserted bits in the HcInterrupt register can be cleared by writing back the same value to the HcInterrupt register. This means that writing logic 1 to each of the set bits will reset those bits to the initial inactive state.

The INT generation rules that apply according to the preceding settings are:

• If an interrupt event occurs but the corresponding bit in the HcInterruptEnable register is not set, then the corresponding HcInterrupt register bit is set but the interrupt signal is not asserted.

An interrupt will be generated when interrupt is enabled and the source is set.

- **•** For a level-trigger, an interrupt signal remains asserted until the processor clears the HcInterrupt register by writing logic 1 to clear the HcInterrupt register bits that are set.
- **•** If an interrupt is made edge-sensitive and is asserted, writing to clear the HcInterrupt register will not have any effect because the interrupt will be asserted for a prescribed number of clock cycles.
- **•** The clock stopping mechanism does not affect the generation of an interrupt. This is useful during the suspend and resume cycles, when an interrupt is generated to signal a wake-up event.

The INT generation can also be conditioned by programming the IRQ MASK OR and IRQ MASK AND registers.

With the help of the IRQ MASK AND and IRQ MASK OR registers for each type of transfer, the software can determine which PTDs get priority and an interrupt will be generated when the AND or OR conditions are met. The PTDs that are set will wait until the respective bits of the remaining PTDs are set and then all PTDs generate an interrupt request to the CPU together.

The registers definition shows that the AND or OR conditions are applicable to the same category of PTDs: ISO, INT, and ATL.

When an INT is generated, the PTD Done Map registers and the respective V bits will show which PTDs were completed.

The rules that apply to IRQ MASK AND or IRQ MASK OR settings are:

- **•** The OR mask has a higher priority over the AND mask. An INT is generated if bit n of the done map is set and the corresponding bit n of the OR MASK register is set.
- **•** If the OR mask for any done bit is not set, then the AND mask comes into picture. An INT is generated if all the corresponding done bits of the AND MASK register are set. For example: If bits 2, 4, and 10 are set in the AND MASK register, an INT is generated only if bits 2, 4, and 10 of done map are set.
- **•** If using the INT interval setting for the bulk PTD, an interrupt will only occur at the regular time interval as programmed in the ATL Done Timeout register.

Even if an interrupt occurs before the time-out of the register, no INT will be generated until the time is up.

Example: Using IRQ MASK AND or IRQ MASK OR, without ATL Timeout register.

The AND function: activate the INT only if PTDs 1, 2, and 4 are done.

The OR function: if any of the PTDs 7, 8, or 9 are done, an INT for each of the PTDs will be raised.

Table 8. Using the IRQ MASK AND or IRQ MASK OR registers

8.10 USB peripheral controller

8.10.1 Introduction

The design of the peripheral controller in the ISP1763A is compatible with the ST-Ericsson's *ISP1582 Hi-Speed Universal Serial Bus peripheral controller* IC. The functionality of the peripheral controller in the ISP1763A is similar to the ISP1582. In addition, the register sets are similar, with only a few variations.

The USB Chapter 9 protocol handling and data transfer operation of the peripheral controller are executed using an external firmware. The external microcontroller or microprocessor can access the peripheral controller-specific registers through the local bus interface. The transfer of data between a microprocessor and the peripheral controller can be done in PIO mode.

8.10.2 Peripheral controller data transfer operation

The following sections explain how the peripheral controller in the ISP1763A handles an IN data transfer and an OUT data transfer. An IN data transfer means transfer from the ISP1763A to an external USB host, through the upstream port. An OUT transfer means transfer from an external USB host to the ISP1763A. In peripheral mode, the ISP1763A acts as a USB peripheral.

8.10.2.1 IN data transfer

- **•** The arrival of the IN token is detected by the Serial Interface Engine (SIE) by decoding the Packet Identifier (PID).
- **•** The SIE also checks the device number and the endpoint number to verify whether they are okay.
- **•** If the endpoint is enabled, the SIE checks the endpoint status. If the endpoint is full and data in the buffer is validated, the contents of the buffer memory are sent during the data phase; else an NAK handshake is sent.
- **•** After the data phase, the SIE expects a handshake (ACK) from the host, except for ISO endpoints.
- **•** On receiving the handshake (ACK), the SIE updates the contents of the endpoint status and interrupt registers, which in turn generates an interrupt to the microprocessor. For ISO endpoints, the DcInterrupt register is updated as soon as data is sent because there is no handshake phase.
- **•** On receiving an interrupt, the microprocessor reads the DcInterrupt register. It knows which endpoint has generated the interrupt. If the buffer is empty, it fills up the buffer so that data can be sent by the SIE at the next IN token phase.

8.10.2.2 OUT data transfer

- **•** The arrival of the OUT token is detected by the SIE by decoding the PID.
- **•** The SIE checks the device and endpoint numbers to verify whether they are okay.
- **•** If the endpoint is enabled, the SIE checks the status of the endpoint. If the endpoint is empty, data from the USB host is stored in the buffer memory during the data phase, else a NAK handshake is sent.
- **•** After the data phase, the SIE sends a handshake (ACK) to the host, except for ISO endpoints.
- **•** The SIE updates the endpoint status and interrupt registers, which in turn generates an interrupt to the microprocessor. For ISO endpoints, the DcInterrupt register is updated as soon as data is received because there is no handshake phase.
- **•** On receiving an interrupt, the microprocessor reads the DcInterrupt register. It knows which endpoint has generated the interrupt. If the buffer is full, it empties the buffer so that data can be received by the SIE at the next OUT token phase.

8.10.3 Endpoint description

Each USB peripheral is logically composed of several independent endpoints. An endpoint acts as a terminus of a communication flow between the USB host and the USB device. At design time, each endpoint is assigned a unique endpoint identifier, see

[Table 9](#page-25-0). The combination of the peripheral address (given by the host during enumeration), the endpoint number, and the transfer direction allows each endpoint to be uniquely referenced.

The peripheral controller has 4 kB of internal FIFO memory, which is shared among the enabled USB endpoints. The two control endpoints are fixed 64 bytes long. Any of the seven IN and seven OUT endpoints can separately be enabled or disabled. The endpoint type (interrupt, isochronous, or bulk) and packet size of these endpoints can individually be configured, depending on the requirements of the application. Optional double buffering increases the data throughput of these data endpoints.

Table 9. Endpoint access and programmability

8.10.4 Peripheral controller suspend

The peripheral controller in the ISP1763A detects a USB suspend when constant idle state is present on the USB bus for 3 ms.

The steps leading the peripheral controller to the suspend state are as follows:

- 1. If there is no SOF for 3 ms, the peripheral controller in the ISP1763A sets bit SUSP of the DcInterrupt register. This will generate an interrupt if bit IESUSP of the DcInterruptEnable register is set.
- 2. When the firmware detects a suspend condition through bit IESUSP, it must prepare all system components for the suspend state.
- 3. In the interrupt service routine, the firmware must check the current status of the USB bus. When bit VBUSSTAT of the Mode register is logic 0, the USB bus has left suspend mode and the process must be aborted. Otherwise, the next step can be executed.
- 4. To meet the suspend current requirements for a bus-powered device, internal clocks must be switched off by clearing bit CLKAON of the Mode register.

5. When the firmware has set and cleared the GOSUSP bit of the Mode register, the peripheral controller in the ISP1763A enters the suspend state. A flag must be set by the firmware to indicate that the peripheral controller is in the suspend state.

The peripheral controller in the ISP1763A will remain in the suspend state for at least 5 ms, before responding to wake-up events, such as global resume or chip select active.

8.10.5 Peripheral controller resume

Wake-up from the suspend state is initiated either by the USB host or by the application:

- **•** USB host: drives a K-state on the USB bus (global resume).
- **•** Application: remote wake-up using a LOW pulse on pins CS_N/CE_N and RD_N/DS_N/RE_N/OE_N, if enabled using bit WKUPCS of the Mode register.

The steps of a wake-up sequence are as follows:

- 1. The internal oscillator and the PLL multiplier are re-enabled. When stabilized, clock signals are routed to all internal circuits of the peripheral controller in the ISP1763A.
- 2. The RESUME bit of the DcInterrupt register is set. This will generate an interrupt if bit IERESM of the DcInterruptEnable register is set.
- 3. The peripheral controller in the ISP1763A resumes its normal functionality 5 ms after starting the wake-up sequence. The firmware can clear its suspend state flag at this point.
- 4. After resume, the internal registers of the peripheral controller in the ISP1763A are write-protected to prevent corruption by inadvertent writing during power-up of external components. The firmware must send an Unlock Device command to the peripheral controller in the ISP1763A to restore its full functionality.

8.10.6 Remote wake-up

In a remote wake-up to the host, the firmware must set and clear the SNDRSU bit of the Mode register. The peripheral controller in the ISP1763A will drive a resume signal (a K-state) on the USB bus for 10 ms after a 5 ms delay.

8.11 Phase-Locked Loop (PLL) clock multiplier

The internal PLL supports 12 MHz, 19.2 MHz, or 24 MHz input, which can be a crystal or a clock already existing in the system. The frequency selection can be done using the FREQSEL1 and FREQSEL2 pins.

No external components are required for the PLL operation.

8.12 Power management

The ISP1763A is mainly designed for mobile applications that require more precision power saving control to achieve extremely low power consumption. It implements a flexible power management scheme that allows various stages of power saving.

8.12.1 Power supply

Power supplies are defined in [Table 10.](#page-27-0)

8.12.2 Power modes

8.12.2.1 Operation mode

All power supplies are present. Consists of host mode, peripheral mode, and idle mode.

8.12.2.2 Suspend mode

All power supplies are present. Possible defined states are host-only suspend, peripheral-only suspend, or both.

For the peripheral suspend procedure, see [Section 8.10.4.](#page-25-1)

The steps for the host suspend are as follows:

- 1. Clear the RS bit of the USBCMD register to stop the host controller from executing schedule.
- 2. Set the SUSP bit and clear the FPR bit of the PORTSC1 register to force the host controller to go into suspend.

8.12.2.3 Deep sleep mode

All power supplies are present. Regulator is in suspend mode. The clocks of the host controller and the peripheral controller are turned off.

The steps to enter deep sleep mode are:

- 1. The peripheral must be in suspend state or disabled. See [Section 8.10.4.](#page-25-1)
- 2. Clear the RS bit of the USBCMD register to stop the host controller from executing schedule.
- 3. Clear the CLKAON bit in the Mode register to save power.
- 4. Set the REG_PWR and REG_SUSP_PWR bits of the Power Down Control register to logic 1 to force the regulator to go into suspend mode.

8.12.2.4 Power-down mode

The regulator is powered down. The ISP1763A has no functionality. The ISP1763A can be woken up by a dummy read signal, that is, both RD_N/DS_N/RE_N/OE_N and CS_N/CE_N are active LOW.

The ISP1763A enters power-down mode when any of the following conditions is met:

- **•** Bit REG_PWR of the Power Down Control register is set to logic 0.
- **•** RESET_N is asserted.

8.12.2.5 ISP1763A wake up

The regulator will be in normal operating mode and the clock will be enabled when either of these conditions are triggered:

- **•** Application: Dummy read access with a LOW pulse on pins CS_N/CE_N and RD_N/DS_N/RE_N/OE_N.
- **•** Host: Remote wake up from the external USB device.
- Host: V_{BUS} overcurrent condition triggered on the system.
- **•** Peripheral: Resume signaling received from the external USB host.

8.12.2.6 Isolation mode

All power supplies are not present. Although V_{BUS} may be present, it will not activate the chip or damage it.

8.12.3 Power-up and reset sequence

When $V_{CC(1/0)}$ and $V_{CC(3V3)}$ are on, it is recommended that the system generates a RESET N pulse to ensure that the ISP1763A regulator is in the power-down state. The regulator will be powered on when the system generates a dummy read (ignore return value) access to the ISP1763A. An internal POR pulse will be generated during the regulator powers on, so that internal circuits are in reset state after the regulator power is stable.

8.12.4 ATX reference voltage

The ATX circuit provides a stable internal voltage reference to bias the analog circuitry. This circuit requires an accurate external reference resistor. Connect 12 k $\Omega \pm 1\%$ resistor between pins RREF1, RREF2, and GND.

9. OTG controller-specific registers

[1] The R/S/C access type represents a field that can be read, set, or cleared (set to 0). A set register is used to configure the function that is defined in the bit field of the register. The clear register is used to clear the configuration setting. Logic 1 in a bit field clears the function that is defined by the bit in the set register.

9.1 OTG control register

9.1.1 OTG Control register

[Table 12](#page-29-2) shows the bit allocation of the register.

Table 12. OTG_CTRL - OTG Control register (address set: E4h, clear: E6h) bit allocation

Table 13. OTG_CTRL - OTG Control register (address set: E4h, clear: E6h) bit description

9.2 OTG interrupt registers

9.2.1 OTG Interrupt Source register

This register indicates the current state of the signals that can generate an interrupt. The bit allocation of the register is given in [Table 14](#page-31-1).

Hi-Speed USB OTG controller

Table 14. OTG_INTR_SRC - OTG Interrupt Source register (address E8h) bit allocation

Table 15. OTG_INTR_SRC - OTG Interrupt Source register (address E8h) bit description

9.2.2 OTG Interrupt Latch register

The OTG Interrupt Latch register indicates the source that generated the interrupt. The status of this register bits depends on the settings of the Interrupt Enable Fall and Interrupt Enable Rise registers, and the occurrence of the respective events. The bit allocation of the register is given in [Table 16.](#page-31-2)

Table 17. OTG_INTR_L - OTG Interrupt Latch register (address set: ECh, clear: EEh) bit description

9.2.3 OTG Interrupt Enable Fall register

[Table 18](#page-32-1) shows the bit allocation of this register that enables interrupts on transition from logic 1 to logic 0.

Table 18. OTG_INTR_EN_F - OTG Interrupt Enable Fall register (address set: F0h, clear: F2h) bit allocation Bit 15 14 13 12 11 10 9 8 Symbol reserved DP2_SRP_ EN_F P2 A SESS _VLD_EN_F OTG_TMR _TIMEOUT SRP_EN_F _EN_F B_SE0 **Reset** 0 0 0 0 0 0 00 **Access** R/S/C R/S/C R/S/C R/S/C R/S/C R/S/C R/S/C R/S/C **Bit 7 6 5 4 3 2 1 0 Symbol** B SESS END_EN_F BDIS_ ACON_EN_ F reserved RMT CONN_EN F ID_EN_F DP_SRP_ EN_F A_B_SESS _VLD_EN_ F VBUS_VLD _EN_F **Reset** 0 0000000 **Access** R/S/C R/S/C R/S/C R/S/C R/S/C R/S/C R/S/C R/S/C

Table 19. OTG_INTR_EN_F - OTG Interrupt Enable Fall register (address set: F0h, clear: F2h) bit description

Table 19. OTG_INTR_EN_F - OTG Interrupt Enable Fall register (address set: F0h, clear: F2h) bit description

9.2.4 OTG Interrupt Enable Rise register

This register (see [Table 20](#page-33-1) for bit allocation) enables interrupts on transition from logic 0 to logic 1.

Table 20. OTG_INTR_EN_R - OTG Interrupt Enable Rise register (address set: F4h, clear: F6h) bit allocation

Table 21. OTG_INTR_EN_R - OTG Interrupt Enable Rise register (address set: F4h, clear: F6h) bit description

9.3 OTG Timer register

9.3.1 OTG Timer register

This is a 32-bit register organized as two 16-bit fields. These two fields have separate set and clear addresses. [Table 22](#page-34-1) shows the bit allocation of the register.

Table 22. OTG_TMR - OTG Timer register (address low word set: F8h, low word clear: FAh; high word set: FCh, high word clear: FEh) bit allocation

Bit	31	30	29	28	27	26	25	24
Symbol	START TMR				reserved			
Reset	0	$\mathbf 0$	Ω	Ω	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C
Bit	23	22	21	20	19	18	17	16
Symbol		TIMER_INIT_VALUE[23:16]						
Reset	0	$\mathbf 0$	$\mathbf 0$	0	0	$\mathbf 0$	$\mathbf 0$	0
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C
Bit	15	14	13	12	11	10	9	8
Symbol		TIMER_INIT_VALUE[15:8]						
Reset	0	$\mathbf{0}$	Ω	0	0	$\mathbf{0}$	0	$\mathbf 0$
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C
Bit	7	6	5	4	3	$\mathbf{2}$	1	$\mathbf 0$
Symbol	TIMER INIT VALUE[7:0]							
Reset	0	$\mathbf{0}$	0	0	0	$\mathbf{0}$	0	$\mathbf 0$
Access	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C	R/S/C

Table 23. OTG_TMR - OTG Timer register (address low word set: F8h, low word clear: FAh; high word set: FCh, high word clear: FEh) bit description

10. Host controller-specific registers

[Table 24](#page-35-0) shows the bit description of the host controller-specific registers.

Table 24. Overview of host controller-specific registers

Address	Register	Reset value	References					
EHCI operational registers								
8Ch	USBCMD	0000 0000h	Section 10.1.1 on page 37					
90h	USBSTS	0000 0000h	Section 10.1.2 on page 37					
94h	USBINTR	0000 0000h	Section 10.1.3 on page 38					
98h	FRINDEX	0000 0000h	Section 10.1.4 on page 39					
9Ch	CONFIGFLAG	0000 0000h	Section 10.1.5 on page 40					
A0h	PORTSC1	0000 2000h	Section 10.1.6 on page 41					
A4h	ISO PTD Done Map	0000h	Section 10.1.7 on page 42					
A6h	ISO PTD Skip Map	FFFFh	Section 10.1.8 on page 42					
A8h	ISO PTD Last PTD	0000h	Section 10.1.9 on page 43					
AAh	INT PTD Done Map	0000h	Section 10.1.10 on page 43					
ACh	INT PTD Skip Map	FFFFh	Section 10.1.11 on page 43					
AEh	INT PTD Last PTD	0000h	Section 10.1.12 on page 43					
B ₀ h	ATL PTD Done Map	0000h	Section 10.1.13 on page 44					
B ₂ h	ATL PTD Skip Map	FFFFh	Section 10.1.14 on page 44					
B4h	ATL PTD Last PTD	0000h	Section 10.1.15 on page 44					
Configuration registers								
B6h	HW Mode Control	0000h	Section 10.2.1 on page 45					
B ₈ h	SW Reset	0000h	Section 10.2.2 on page 46					
BAh	HcBufferStatus	0000h	Section 10.2.3 on page 47					
BCh	HcDMAConfiguration	0000h	Section 10.2.4 on page 48					
C ₀ h	ATL Done Timeout	0000 0000h	Section 10.2.5 on page 49					
C4h	Memory	0000h	Section 10.2.6 on page 49					
C6h	Data Port	0000h	Section 10.2.7 on page 50					
C8h	Edge Interrupt Count	0000 000Fh	Section 10.2.8 on page 50					
60h	DMA Data Port		Section 10.2.9 on page 51					
CCh	DMA Start Address	0000h	Section 10.2.10 on page 51					
D ₀ h	Power Down Control	03E8 1BA0h	Section 10.2.11 on page 51					
Interrupt registers								
D4h	HcInterrupt	0040h	Section 10.3.1 on page 53					
D6h	HcInterruptEnable	0000h	Section 10.3.2 on page 55					
D8h	ISO IRQ MASK OR	0000h	Section 10.3.3 on page 57					
DAh	INT IRQ MASK OR	0000h	Section 10.3.4 on page 57					
DCh	ATL IRQ MASK OR	0000h	Section 10.3.5 on page 57					
DEh	ISO IRQ MASK AND	0000h	Section 10.3.6 on page 57					
E0h	INT IRQ MASK AND	0000h	Section 10.3.7 on page 58					
E ₂ h	ATL IRQ MASK AND	0000h	Section 10.3.8 on page 58					

10.1 EHCI operational registers

10.1.1 USBCMD register

The USB Command (USBCMD) register indicates the command to be executed by the serial host controller. Writing to this register causes a command to be executed.

[Table 25](#page-36-0) shows the USBCMD register bit allocation.

[1] The reserved bits should always be written with the reset value.

Table 26. USBCMD - USB Command register (address 8Ch) bit description

[1] For details on register bit description, refer to *Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0*.

10.1.2 USBSTS register

The USB Status (USBSTS) register indicates pending interrupts and various states of the host controller. The status resulting from a transaction on the serial bus is not indicated in this register. The software clears register bits by writing ones to them. The bit allocation is given in [Table 27](#page-37-0).

Table 27. USBSTS - USB Status register (address 90h) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 28. USBSTS - USB Status register (address 90h) bit description

[1] For details on register bit description, refer to *Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0*.

10.1.3 USBINTR register

The USB Interrupt (USBINTR) bit allocation is given in [Table 29](#page-37-3).

Table 29. USBINTR - USB Interrupt register (address 94h) bit allocation

ISP1763A

Hi-Speed USB OTG controller

[1] The reserved bits should always be written with the reset value.

[1] For details on register bit description, refer to *Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0*.

10.1.4 FRINDEX register

The Frame Index (FRINDEX) register is used by the host controller to index into the periodic frame list. The register updates every $125 \mu s$ (once each microframe). Bits n to 3 are used to select a particular entry in the periodic frame list during periodic schedule execution. This register must be written as a double word. A byte or word write produces undefined results. This register must be written as a double word. A write to this register while the RS (Run/Stop) bit is set produces undefined results. Writes to this register also affect the SOF value.

The bit allocation is given in [Table 31](#page-38-2).

Table 31. FRINDEX - Frame Index register (address: 98h) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 32. FRINDEX - Frame Index register (address: 98h) bit description

[1] For details on register bit description, refer to *Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0*.

10.1.5 CONFIGFLAG register

The bit allocation of the Configure Flag (CONFIGFLAG) register is given in [Table 33](#page-39-2).

Table 33. CONFIGFLAG - Configure Flag register (address 9Ch) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 34. CONFIGFLAG - Configure Flag register (address 9Ch) bit description

[1] For details on register bit description, refer to *Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0*.

10.1.6 PORTSC1 register

The Port Status and Control (PORTSC) register (bit allocation: [Table 35](#page-40-1)) is in the power well. It is reset by the hardware only when the auxiliary power is initially applied or in response to a host controller reset. The initial conditions of a port are:

- **•** No peripheral connected
- **•** Port disabled

If the port has power control, the software cannot change the state of the port until it sets port power bits. The software must not attempt to change the state of the port until the power is stable on the port (maximum delay is 20 ms from the transition).

Table 35. PORTSC1 - Port Status and Control 1 register (address A0h) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 36. PORTSC1 - Port Status and Control 1 register (address A0h) bit description

Table 36. PORTSC1 - Port Status and Control 1 register (address A0h) bit description *…continued*

[1] For details on register bit description, refer to *Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0*.

[2] These fields read logic 0, if the PP (Port Power) bit in register PORTSC1 is logic 0.

10.1.7 ISO PTD Done Map register

The bit description of the register is given in [Table 37](#page-41-2).

This register represents a direct map of the done status of 16 PTDs. The bit corresponding to a particular PTD will be set to logic 1 as soon as that PTD execution is completed. Reading the done map register will clear all the bits that are set to logic 1, and the next reading will reflect the updated status of the new executed PTDs.

10.1.8 ISO PTD Skip Map register

[Table 38](#page-41-3) shows the bit description of the register.

*Legend: * reset value*

When a bit in the PTD skip map is set to logic 1, that PTD will be skipped although its V bit may be set. The information in that PTD is not processed. When the PTD is in process, the software must not set this bit. After writing to this register, add 100 ns delay before reading it.

10.1.9 ISO PTD Last PTD register

[Table 39](#page-42-0) shows the bit description of the ISO PTD Last PTD register.

Table 39. ISO PTD Last PTD register (address A8h) bit description *Legend: * reset value*

Luguna. Tudul valau			
	Access	Value	Description
ISO PTD LAST PTD[15:0]	R/W	0000h*	ISO PTD last PTD: Last PTD of the 16 PTDs.
			$1h$ – One PTD in ISO.
			$2h$ — Two PTDs in ISO.
			$4h$ — Three PTDs in ISO.
	Symbol		

Once the LastPTD bit corresponding to a PTD is set, this will be the last PTD processed (checking $V = 1$) in that PTD category. Subsequently, processing will restart with the first PTD of that group. This is useful to reduce the time in which all the PTDs, the respective memory space, would be checked, especially if only a few PTDs are defined.

10.1.10 INT PTD Done Map register

The bit description of the register is given in [Table 40](#page-42-1).

Table 40. INT PTD Done Map register (address AAh) bit description

*Legend: * reset value*

This register represents a direct map of the done status of 16 PTDs. The bit corresponding to a particular PTD will be set to logic 1 as soon as that PTD execution is completed. Reading the done map register will clear all the bits that are set to logic 1, and the next reading will reflect the updated status of the new executed PTDs.

10.1.11 INT PTD Skip Map register

[Table 41](#page-42-2) shows the bit description of the INT PTD Skip Map register.

Table 41. INT PTD Skip Map register (address ACh) bit description *Legend: * reset value*

Bit	Symbol	Access Value	Description
15 to 0	INT PTD SKIP MAP[15:0]	R/W	FFFFh* INT PTD skip map: Skip map for each of the 16 PTDs for the INT transfer.

When a bit in the PTD skip map is set to logic 1, that PTD will be skipped although its V bit may be set. The information in that PTD is not processed. When the PTD is in process, the software must not set this bit. After writing to this register, add 100 ns delay before reading it.

10.1.12 INT PTD Last PTD register

The bit description of the register is given in [Table 42](#page-43-0).

Table 42. INT PTD Last PTD register (address AEh) bit description

*Legend: * reset value*

Once the LastPTD bit corresponding to a PTD is set, this will be the last PTD processed (checking $V = 1$) in that PTD category. Subsequently, processing will restart with the first PTD of that group. This is useful to reduce the time in which all the PTDs, the respective memory space, would be checked, especially if only a few PTDs are defined.

10.1.13 ATL PTD Done Map register

[Table 43](#page-43-1) shows the bit description of the ATL PTD Done Map register.

This register represents a direct map of the done status of 16 PTDs. The bit corresponding to a particular PTD will be set to logic 1 as soon as that PTD execution is completed. Reading the done map register will clear all the bits that are set to logic 1, and the next reading will reflect the updated status of the new executed PTDs.

10.1.14 ATL PTD Skip Map register

The bit description of the register is given in [Table 44](#page-43-2).

Table 44. ATL PTD Skip Map register (address B2h) bit description

When a bit in the PTD skip map is set to logic 1, that PTD will be skipped although its V bit may be set. The information in that PTD is not processed. When the PTD is in process, the software must not set this bit. After writing to this register, add 100 ns delay before reading it.

10.1.15 ATL PTD Last PTD register

The bit description of the ATL PTD Last PTD register is given in [Table 45.](#page-44-0)

Table 45. ATL PTD Last PTD register (address B4h) bit description

Once the LastPTD bit corresponding to a PTD is set, this will be the last PTD processed (checking $V = 1$) in that PTD category. Subsequently, processing will restart with the first PTD of that group. This is useful to reduce the time in which all the PTDs, the respective memory space, would be checked, especially if only a few PTDs are defined.

10.2 Configuration registers

10.2.1 HW Mode Control register

[Table 46](#page-44-1) shows the bit allocation of the register.

Remark: Use single-byte write access when configuring registers in NAND or NOR 8-bit mode.

Table 46. HW Mode Control - Hardware Mode Control register (address B6h) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 47. HW Mode Control - Hardware Mode Control register (address B6h) bit description

Table 47. HW Mode Control - Hardware Mode Control register (address B6h) bit description *…continued*

10.2.2 SW Reset register

[Table 48](#page-45-0) shows the bit allocation of the register.

		$\frac{1}{2}$								
Bit	15	14	13			10				
Symbol		reserved ^[1]								
Reset										
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		

Table 48. SW Reset - Software Reset register (address B8h) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 49. SW Reset - Software Reset register (address B8h) bit description

10.2.3 HcBufferStatus register

The HcBufferStatus register is used to indicate to the host controller that a particular PTD buffer (that is, ATL, INT, or ISO) contains at least one PTD that must be scheduled. Once the software sets the Buffer Filled bit of a particular transfer in the HcBufferStatus register, the host controller will start traversing through the PTD headers that are valid PTDs and not marked for skipping.

Remark: The software can set these bits during the initialization.

[Table 50](#page-46-1) shows the bit allocation of the HcBufferStatus register.

[1] The reserved bits should always be written with the reset value.

Table 51. HcBufferStatus - Host Controller Buffer Status register (address BAh) bit description

10.2.4 HcDMAConfiguration register

The bit allocation of the HcDMAConfiguration register is given in [Table 52.](#page-47-1)

Table 52. HcDMAConfiguration - Host Controller Direct Memory Access Configuration register (address BCh) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 53. HcDMAConfiguration - Host Controller Direct Memory Access Configuration register (address BCh) bit description

10.2.5 ATL Done Timeout register

The bit description of the ATL Done Timeout register is given in [Table 54.](#page-48-1)

Table 54. ATL Done Timeout register (address: C0h) bit description

10.2.6 Memory register

The Memory register contains the base memory read or write address. This register must be set only before a first memory read cycle. Once written, the address will be latched and will be incremented for every read until a new address is written to change the address pointer.

The bit description of the register is given in [Table 55](#page-49-0).

Table 55. Memory register (address C4h) bit allocation

Table 56. Memory register (address C4h) bit description

10.2.7 Data Port register

[Table 57](#page-49-1) shows the bit description of this register.

Table 57. Data Port register (address: C6h) bit description *Legend: * reset value*

10.2.8 Edge Interrupt Count register

[Table 58](#page-49-2) shows the bit allocation of the register.

Table 58. Edge Interrupt Count register (address C8h) bit allocation

[1] The reserved bits should always be written with the reset value.

10.2.9 DMA Data Port register

[Table 60](#page-50-0) for the bit description of the DMA Data Port register.

10.2.10 DMA Start Address register

This register defines the start address select for the DMA read and write operations. See [Table 61](#page-50-1) for bit description.

10.2.11 Power Down Control register

This register is used to turn off power to internal blocks of the ISP1763A to obtain maximum power savings. [Table 62](#page-50-2) shows the bit allocation of the register.

[1] The reserved bits should always be written with the reset value.

Table 63. Power Down Control register (address D0h) bit description

2 P2_OTG_EN **Port 2 OTG comparators enable**: Controls the OTG detection for port 2. **0 —** ATX OTG detection is powered off. **1 —** ATX OTG detection is powered on. Port 2 works with host mode only. This bit helps to detect DP asserted (DP2_SRP) and A-session valid for the A-device (A2_SESS_VLD). 1 P1_OTG_EN **Port 1 OTG comparators enable**: Controls the OTG detection for port 1. **0** — ATX OTG detection is powered off. V_{BUS} detection is still on for device mode. **1 —** ATX OTG detection is powered on. In device mode, to reduce power consumption, the OTG detection can be switched off. An independent circuit will assist port 1 to sense polarity changes on V_{BUS} . 0 HC_CLK_EN **Host controller clock enabled**: Controls internal clocks during suspend. **0 —** Clocks are disabled during suspend. This is the default value. Only the LazyClock of 100 kHz will be left running in suspend if this bit is logic 0. If clocks are stopped during suspend, CLKREADY INT will be generated when all clocks are running stable. **1 —** All clocks are enabled even in suspend. **Bit Symbol Description**

Table 63. Power Down Control register (address D0h) bit description *…continued*

10.3 Interrupt registers

10.3.1 HcInterrupt register

The bits of this register indicate the interrupt source, defining the events that determined the INT generation. Clearing the bits that were set because of the events listed is done by writing back logic 1 to the respective position. All bits must be reset before enabling new interrupt events. These bits will be set, regardless of the setting of bit GLOBAL_INTR_EN in the HW Mode Control register. [Table 64](#page-52-0) shows the bit allocation of the HcInterrupt register.

Bit	15	14	13	12	11	10	9	8
Symbol			reserved[1]			OTG_IRQ	ISO_IRQ	ATL_IRQ
Reset	0	0	0	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		6	5	4	3	$\mathbf{2}$		$\bf{0}$
Symbol	INT_IRQ	CLK READY	HCSUSP	OPR REG	DMAEOT INT	reserved[1]	SOFINT	MSOFINT
Reset	0		0	0	0	0	$\mathbf{0}$	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 64. HcInterrupt - Host Controller Interrupt register (address D4h) bit description

[1] The reserved bits should always be written with the reset value.

Table 65. HcInterrupt - Host Controller Interrupt register (address D4h) bit description

ISP1763A

Table 65. HcInterrupt - Host Controller Interrupt register (address D4h) bit description *…continued*

10.3.2 HcInterruptEnable register

This register allows enabling or disabling of the INT generation because of various events as described in [Table 66.](#page-54-0)

[1] The reserved bits should always be written with the reset value.

Table 67. HcInterruptEnable - Host Controller Interrupt Enable register (address D6h) bit description

10.3.3 ISO IRQ MASK OR register

Each bit of this register corresponds to one of the 16 ISO PTDs defined, and is a hardware INT mask for each PTD done map. See [Table 68](#page-56-0) for the bit description.

10.3.4 INT IRQ MASK OR register

Each bit of this register (see [Table 69\)](#page-56-1) corresponds to one of the 16 INT PTDs defined, and is a hardware INT mask for each PTD done map.

Table 69. INT IRQ MASK OR register (address DAh) bit description *Legend: * reset value*

10.3.5 ATL IRQ MASK OR register

Each bit of this register corresponds to one of the 16 ATL PTDs defined, and is a hardware INT mask for each PTD done map. See [Table 70](#page-56-2) for the bit description.

Table 70. ATL IRQ MASK OR register (address DCh) bit description

*Legend: * reset value*

10.3.6 ISO IRQ MASK AND register

Each bit of this register corresponds to one of the 16 ISO PTDs defined, and is a hardware INT mask for each PTD done map. See [Table 71](#page-56-3) for the bit description.

10.3.7 INT IRQ MASK AND register

Each bit of this register (see [Table 72\)](#page-57-0) corresponds to one of the 16 INT PTDs defined, and is a hardware INT mask for each PTD done map.

Table 72. INT IRQ MASK AND register (address E0h) bit description *Legend: * reset value*

10.3.8 ATL IRQ MASK AND register

Each bit of this register corresponds to one of the 16 ATL PTDs defined, and is a hardware INT mask for each PTD done map. See [Table 73](#page-57-1) for the bit description.

Table 73. ATL IRQ MASK AND register (address E2h) bit description

10.4 Proprietary Transfer Descriptor (PTD)

The standard EHCI data structures as described in *Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0* are optimized for the bus master operation that is managed by the hardware state machine.

The PTD structures of the ISP1763A are translations of EHCI data structures that are optimized for the ISP1763A. They, however, still follow the basic EHCI architecture. This optimized form of EHCI data structures is necessary because the ISP1763A is a slave host controller and has no bus master capability.

EHCI manages schedules in two lists: periodic and asynchronous. Data structures are designed to provide the maximum flexibility required by USB, minimize memory traffic, and reduce hardware and software complexity. The ISP1763A controller executes transactions for devices by using a simple shared-memory schedule. This schedule consists of data structures organized into three lists.

- **qISO** Isochronous transfer
- **qINTL** Interrupt transfer
- **qATL** Asynchronous transfer; for the control and bulk transfers

The system software maintains two lists for the host controller: periodic and asynchronous.

The ISP1763A has a maximum of 16 ISO, 16 INTL, and 16 ATL PTDs. These PTDs are used as channels to transfer data from the shared memory to the USB bus. These channels are allocated and deallocated on receiving the transfer from the core USB driver.

Multiple transfers are scheduled to the shared memory for various endpoints by traversing the next link pointer provided by endpoint data structures, until it reaches the end of the endpoint list. There are three endpoint lists: one for ISO endpoints, and the other for INTL and ATL endpoints. If the schedule is enabled, the host controller executes the ISO schedule, followed by the INTL schedule, and then the ATL schedule.

These lists are traversed and scheduled by the software according to the EHCI traversal rule. The host controller executes scheduled ISO, INTL, and ATL PTDs. The completion of a transfer is indicated to the software by the interrupt that can be grouped under various PTDs by using the AND or OR registers that are available for each schedule type: ISO, INTL, and ATL. These registers are simple logic registers to decide the completion status of group and individual PTDs. When the logical conditions of the done bit are true in the shared memory, it means that PTD has completed.

There are four types of interrupts in the ISP1763A: ISO, INTL, ATL, and SOF. The latency can be programmed in multiples of μ SOF (125 μ s).

10.4.1 High-speed bulk IN and OUT

[Table](#page-59-0) 74 shows the bit allocation of the high-speed bulk IN and OUT, asynchronous Transfer Descriptor.

Table 74. High-speed bulk IN and OUT: bit allocation

[1] Reserved.

[2] EndPt[0].

CD00264885

Hi-Speed USB OTG controller Hi-Speed USB OTG controller ISP1763A

Table 75. High-speed bulk IN and OUT: bit description

ISP1763A

Table 75. High-speed bulk IN and OUT: bit description *…continued*

Table 75. High-speed bulk IN and OUT: bit description *…continued*

10.4.2 High-speed isochronous IN and OUT

[Table](#page-63-0) 76 shows the bit allocation of the high-speed isochronous IN and OUT, isochronous Transfer Descriptor (iTD).

Table 76. High-speed isochronous IN and OUT: bit allocation

[1] Reserved.

[2] EndPt[0].

CD00264885

CD00264885

Product data sheet

Hi-Speed USB OTG controller Hi-Speed USB OTG controller ISP1763A

Table 77. High-speed isochronous IN and OUT: bit description

ISP1763A

Table 77. High-speed isochronous IN and OUT: bit description *…continued*

Table 77. High-speed isochronous IN and OUT: bit description *…continued*

10.4.3 High-speed interrupt IN and OUT

[Table](#page-67-0) 78 shows the bit allocation of the high-speed interrupt IN and OUT, periodic Transfer Descriptor (pTD).

Table 78. High-speed interrupt IN and OUT: bit allocation

[1] Reserved.

[2] EndPt[0].

Hi-Speed USB OTG controller Hi-Speed USB OTG controller ISP1763A

ASA ST ST ST ST ST

CD00264885

Table 79. High-speed interrupt IN and OUT: bit description

Table 79. High-speed interrupt IN and OUT: bit description *…continued*

Table 79. High-speed interrupt IN and OUT: bit description continued

Table 80. Microframe description

10.4.4 Start and complete split for bulk

[Table](#page-71-0) 81 shows the bit allocation of Start Split (SS) and Complete Split (CS) for bulk, asynchronous Start Split, and Complete Split (SS/CS) Transfer Descriptor.

Table 81. Start and complete split for bulk: bit allocation

[1] Reserved.

[2] EndPt[0].

Hi-Speed USB OTG controller Hi-Speed USB OTG controller ISP1763A

CD00264885

Table 82. Start and complete split for bulk: bit description

ISP1763A

Table 82. Start and complete split for bulk: bit description *…continued*

17 to 3 NrBytesTo Transfer[14:0] **SW** — writes **- Number of bytes to transfer**: This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the data field. 2 to 1 reserved - - - - - - -0 V **SW —** sets **HW —** resets - **Valid**: **0 —** This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. **1 —** The software updates to one when there is payload to be sent or received. The current PTD is active. **Bit Symbol Access Value Description**

Table 82. Start and complete split for bulk: bit description *…continued*

10.4.5 Start and complete split for isochronous

[Table](#page-75-0) 84 shows the bit allocation for start and complete split for isochronous, split isochronous Transfer Descriptor (siTD).

Table 84. Start and complete split for isochronous: bit allocation

[1] Reserved.

[2] EndPt[0].

CD00264885

Hi-Speed USB OTG controller Hi-Speed USB OTG controller ISP1763A

Table 85. Start and complete split for isochronous: bit description

Table 85. Start and complete split for isochronous: bit description *…continued*

DW0 31 EndPt[0] **SW —** writes - **Endpoint**: This is the USB address of the endpoint within the function. 30 to 29 reserved - $-$ 28 to 18 TT_MPS_Len **SW** - writes [10:0] **Figure - Transaction translator maximum packet size length: This** field indicates the maximum number of bytes that can be sent per start split depending on the number of total bytes needed. If the total bytes to be sent for the entire millisecond is greater than 188 bytes, this field must be set to 188 bytes for an OUT token and 192 bytes for an IN token. Otherwise, this field must be equal to the total bytes sent. 17 to 3 NrBytesTo Transfer[14:0] **SW —** writes **- Number of bytes to transfer**: This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the data field. This field is restricted to 1023 bytes because in siTD the maximum allowable payload for a full-speed device is 1023 bytes. This field indirectly becomes the maximum packet size of the downstream device. 2 to 1 reserved - The served and the served of the served of the series of the ser 0 V **SW —** sets **HW —** resets - **Valid**: **0 —** This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. **1 —** The software updates to one when there is payload to be sent or received. The current PTD is active. **Bit Symbol Access Value Description**

Table 85. Start and complete split for isochronous: bit description *…continued*

10.4.6 Start and complete split for interrupt

[Table](#page-79-0) 86 shows the bit allocation of start and complete split for interrupt.

[1] Reserved.

[2] EndPt[0].

ASA ST

Table 87. Start and complete split for interrupt: bit description

ISP1763A

Table 87. Start and complete split for interrupt: bit description *…continued*

Table 87. Start and complete split for interrupt: bit description *…continued*

Table 89. SE description

11. Peripheral controller-specific registers

11.1 Register access

Register access depends on the bus width used. The ISP1763A uses an 8-bit or 16-bit bus access. For single-byte registers, the upper byte (MSByte) must be ignored.

Endpoint-specific registers are indexed using the Endpoint Index register. The target endpoint must be selected before accessing the following registers:

- **•** Control Function
- **•** Data Port

- **•** Buffer Length
- **•** DcBufferStatus
- **•** Endpoint MaxPacketSize
- **•** Endpoint Type

Remark: All reserved bits are not implemented. The bus and bus reset values are not defined. Therefore, writing to these reserved bits will have no effect.

11.2 Initialization registers

11.2.1 Address register

This register sets the USB assigned address and enables the USB peripheral. [Table 91](#page-84-2) shows the bit allocation of the register.

The DEVADDR[6:0] bits will be cleared whenever a bus reset, a power-on reset, or a soft reset occurs. The DEVEN bit will be cleared whenever a power-on reset or a soft reset occurs, and will remain unchanged on a bus reset.

In response to standard USB request SET_ADDRESS, the firmware must write the (enabled) peripheral address to the Address register, followed by sending an empty packet to the host. The new peripheral address is activated when the peripheral receives acknowledgment from the host for the empty packet token.

Table 91. ADDR - Address register (address 00h) bit allocation

Table 92. ADDR - Address register (address 00h) bit description

11.2.2 Mode register

This register consists of 2 bytes (bit allocation: see [Table 93\)](#page-84-3).

The Mode register controls resume, suspend and wake-up behavior, interrupt activity, soft reset, and clock signals.

[1] The reserved bits should always be written with the reset value.

Table 94. MODE - Mode register (address 0Ch) bit description

11.2.3 Interrupt Configuration register

This 1 byte register determines the behavior and polarity of the INT output. The bit allocation is shown in [Table 95](#page-86-1). When the USB SIE receives or generates an ACK, NAK, or NYET, it will generate interrupts depending on three Debug mode fields.

CDBGMOD[1:0] — Interrupts for control endpoint 0

DDBGMODIN[1:0] — Interrupts for data IN endpoints 1 to 7

DDBGMODOUT[1:0] — Interrupts for data OUT endpoints 1 to 7

The Debug mode settings for CDBGMOD, DDBGMODIN, and DDBGMODOUT allow you to individually configure when the ISP1763A sends an interrupt to the external microprocessor. [Table 97](#page-86-2) lists available combinations.

Bit INTPOL controls the signal polarity of the INT output: active HIGH or LOW, rising or falling edge. For level-triggering, bit INTLVL must be made logic 0. By setting INTLVL to logic 1, an interrupt will generate a pulse of 60 ns (edge-triggering).

Table 96. INTR_CONF - Interrupt Configuration register (address 10h) bit description

Table 97. Debug mode settings

[1] First NAK: The first NAK on an IN or OUT token after a previous ACK response.

11.2.4 DcInterruptEnable register

This register enables or disables individual interrupt sources. The interrupt for each endpoint can individually be controlled through the associated IEPnRX or IEPnTX bits, here n represents the endpoint number. All interrupts can globally be disabled through bit GLINTENA in the Mode register (see [Table 93\)](#page-84-3).

An interrupt is generated when the USB SIE receives or generates an ACK or NAK on the USB bus. The interrupt generation depends on Debug mode settings of bit fields CDBGMOD[1:0], DDBGMODIN[1:0], and DDBGMODOUT[1:0].

All data IN transactions use Transmit buffers (TX) that are handled by DDBGMODIN bits. All data OUT transactions go through Receive buffers (RX) that are handled by DDBGMODOUT bits. Transactions on control endpoint 0 (IN, OUT, and SETUP) are handled by CDBGMOD bits.

Interrupts caused by events on the USB bus (SOF, suspend, resume, bus reset, set up, and high-speed status) can also be individually controlled. A bus reset disables all enabled interrupts, except bit IEBRST (bus reset) that remains unchanged.

The DcInterruptEnable register consists of 4 bytes. The bit allocation is given in [Table 98](#page-87-0).

[1] The reserved bits should always be written with the reset value.

Table 99. DcInterruptEnable - Device Controller Interrupt Enable register (address 14h) bit description

17 IEP3TX **Interrupt enable endpoint 3 transmit**: Logic 1 enables interrupt from the indicated endpoint. 16 IEP3RX **Interrupt enable endpoint 3 receive**: Logic 1 enables interrupt from the indicated endpoint. 15 IEP2TX **Interrupt enable endpoint 2 transmit**: Logic 1 enables interrupt from the indicated endpoint. 14 IEP2RX **Interrupt enable endpoint 2 receive**: Logic 1 enables interrupt from the indicated endpoint. 13 IEP1TX **Interrupt enable endpoint 1 transmit**: Logic 1 enables interrupt from the indicated endpoint. 12 IEP1RX **Interrupt enable endpoint 1 receive**: Logic 1 enables interrupt from the indicated endpoint. 11 IEP0TX **Interrupt enable endpoint 0 transmit**: Logic 1 enables interrupt from the control IN endpoint 0. 10 IEP0RX **Interrupt enable endpoint 0 receive**: Logic 1 enables interrupt from the control OUT endpoint 0. 9 - reserved 8 IEP0SETUP **Interrupt enable endpoint 0 set-up**: Logic 1 enables interrupt for the set-up data received on endpoint 0. 7 IEVBUS **Interrupt enable V_{BUS}**: Logic 1 enables interrupt when there is a polarity change on V_{BUS}. 6 IEDMA **Interrupt enable DMA**: Logic 1 enables interrupt on detecting a DMA status change. 5 IEHS_STA **Interrupt enable high-speed status**: Logic 1 enables interrupt on detecting a high-speed status change. 4 IERESM **Interrupt enable resume**: Logic 1 enables interrupt on detecting a resume state. 3 IESUSP **Interrupt enable suspend**: Logic 1 enables interrupt on detecting a suspend state. 2 IEPSOF **Interrupt enable pseudo SOF**: Logic 1 enables interrupt on detecting a pseudo SOF. 1 IESOF **Interrupt enable SOF**: Logic 1 enables interrupt on detecting an SOF. 0 IEBRST **Interrupt enable bus reset**: Logic 1 enables interrupt on detecting a bus reset. **Table 99. DcInterruptEnable - Device Controller Interrupt Enable register (address 14h) bit description** *…continued* **Bit Symbol Description**

11.3 Data flow registers

11.3.1 Endpoint Index register

The Endpoint Index register selects a target endpoint for register access by the microcontroller. The register consists of 1 byte, and the bit allocation is shown in [Table 100](#page-89-1).

The following registers are indexed:

- **•** Control Function
- **•** Data Port
- **•** Buffer Length
- **•** DcBufferStatus
- **•** Endpoint MaxPacketSize
- **•** Endpoint Type

For example, to access the OUT data buffer of endpoint 1 using the Data Port register, the Endpoint Index register must be written first with 02h.

Remark: The Endpoint Index register and the DMA Endpoint register must not point to the same endpoint, irrespective of IN and OUT.

Remark: After writing to the Endpoint Index register, wait for 400 ns before accessing any register.

Table 100. ENDP_INDEX - Endpoint Index register (address 2Ch) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 101. ENDP_INDEX - Endpoint Index register (address 2Ch) bit description

Table 102. Addressing of endpoint buffers

11.3.2 Control Function register

The Control Function register performs the buffer management on endpoints. It consists of 1 byte, and the bit allocation is given in [Table 103.](#page-89-3) The register bits can stall, clear, or validate any enabled data endpoint. Before accessing this register, the Endpoint Index register must be written first to specify the target endpoint.

				\sim and \sim \sim \sim \sim \sim \sim \sim	--------------			
Bit			э					
Symbol		reserved ^[1]		CLBUF	VENDP	DSEN	STATUS	STALL
Reset								υ
Bus reset								U
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 103. CTRL_FUNC- Control Function register (address 28h) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 104. CTRL_FUNC- Control Function register (address 28h) bit description

11.3.3 Data Port register

This 2-byte register provides direct access for a microcontroller to the FIFO of the indexed endpoint. The bit allocation is shown in [Table 105.](#page-91-2)

Peripheral to host (IN endpoint): After each write, an internal counter is automatically incremented, by two in 16-bit mode and one in 8-bit mode, to the next location in the TX FIFO. When all bytes have been written (FIFO byte count = endpoint MaxPacketSize), the buffer is automatically validated. The data packet will then be sent on the next IN token. Whenever required, the Control Function register (bit VENDP) can validate the endpoint whose byte count is less than MaxPacketSize.

Remark: The buffer can be automatically validated or cleared by using the Buffer Length register (see [Table 106\)](#page-91-1).

Host to peripheral (OUT endpoint): After each read, an internal counter is automatically decremented, by two in 16-bit mode and one in 8-bit mode, to the next location in the RX FIFO. When all bytes have been read, the buffer contents are automatically cleared. A

new data packet can then be received on the next OUT token. Buffer contents can also be cleared through the Control Function register (bit CLBUF), whenever it is necessary to forcefully clear contents.

The Data Port register description when the ISP1763A is in 16-bit mode is given in [Table 105](#page-91-2).

Table 105. DATA_PORT - Data Port register (address 20h) bit description

Legend: * reset value				
-----------------------	--	--	--	--

11.3.4 Buffer Length register

This register determines the current packet size (DATACOUNT) of the indexed endpoint FIFO. The bit allocation is given in [Table 106](#page-91-1).

The Buffer Length register will be updated with the FIFO size register value whenever there is a write access to the Endpoint MaxPacketSize register (see [Table 109](#page-92-2)). A smaller value can be written when required. After a bus reset, the Buffer Length register is made zero.

IN endpoint: When the data transfer is performed in multiples of MaxPacketSize, the Buffer Length register is not significant. This register is useful only when transferring data that is not a multiple of MaxPacketSize. The following two examples demonstrate the significance of the Buffer Length register.

Example 1: Consider that the transfer size is 512 bytes and MaxPacketSize is programmed as 64 bytes, the Buffer Length register need not be filled. This is because the transfer size is a multiple of MaxPacketSize, and MaxPacketSize packets will be automatically validated because the last packet is also of MaxPacketSize.

Example 2: Consider that the transfer size is 510 bytes and MaxPacketSize is programmed as 64 bytes, the Buffer Length register should be filled with 62 bytes just before the microcontroller writes the last packet of 62 bytes. This ensures that the last packet, which is a short packet of 62 bytes, is automatically validated.

Use the VENDP bit in the Control register if you are not using the Buffer Length register.

This is applicable only to the PIO mode access.

OUT endpoint: The DATACOUNT value is automatically initialized to the number of data bytes sent by the host on each ACK.

Remark: When using a 16-bit microprocessor bus, the last byte of an odd-sized packet is output as the lower byte (LSByte).

Table 106. BUFFER_LENGTH - Buffer Length register (address 1Ch) bit description

*Legend: * reset value*

11.3.5 DcBufferStatus register

The endpoint index must first be set before accessing this register for the corresponding endpoint. It reflects the status of the endpoint FIFO. [Table 107](#page-92-3) shows the bit allocation of the DcBufferStatus register.

Remark: Buffer 1 is filled first before filling up buffer 0.

Remark: This register is not applicable to the control endpoint.

Remark: For the endpoint IN data transfer, the firmware must ensure a 200 ns delay between writing of the data packet and reading the DcBufferStatus register. For the endpoint OUT data transfer, the firmware must also ensure a 200 ns delay between the reception of the endpoint interrupt and reading the DcBufferStatus register.

Table 107. DcBufferStatus - Device Controller Buffer Status register (address 1Eh) bit allocation

Table 108. DcBufferStatus - Device Controller Buffer Status register (address 1Eh) bit description

11.3.6 Endpoint MaxPacketSize register

This register determines the maximum packet size for all endpoints, except control endpoint 0. The register contains 2 bytes, and the bit allocation is given in [Table 109.](#page-92-2)

Each time the register is written, the Buffer Length registers of the corresponding endpoint is re-initialized to the FFOSZ field value. NTRANS bits control the number of transactions allowed in a single microframe for high-speed isochronous and interrupt endpoints only.

Table 109. ENDP_MAXPKTSIZE - Endpoint MaxPacketSize register (address 04h) bit allocation

ISP1763A

[1] The reserved bits should always be written with the reset value.

Table 110. ENDP_MAXPKTSIZE - Endpoint MaxPacketSize register (address 04h) bit description

The ISP1763A supports all the transfers given in *Universal Serial Bus Specification Rev. 2.0*.

Each programmable FIFO can be independently configured using its Endpoint MaxPacketSize register (R/W: 04h), but the total physical size of all enabled endpoints (IN plus OUT), including the set-up token buffer, control IN, and control OUT, must not exceed 4096 bytes.

11.3.7 Endpoint Type register

This register sets the endpoint type of the indexed endpoint: isochronous, bulk, or interrupt. It also serves to enable the endpoint and configure it for double buffering. Automatic generation of an empty packet for a zero-length TX buffer can be disabled using bit NOEMPKT. The register contains 2 bytes. See [Table 111](#page-93-2).

Table 111. ENDP_TYPE - Endpoint Type register (address 08h) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 112. ENDP_TYPE - Endpoint Type register (address 08h) bit description

11.4 DMA registers

The Generic DMA (GDMA) transfer can be done by writing the proper opcode in the DMA Command register. The control bits are given in [Table 113](#page-95-1).

GDMA read/write (opcode = 00h/01h) for Generic DMA slave mode

The GDMA (slave) can operate in counter mode. RD_N/DS_N/RE_N/OE_N and WR_N/RW_N/WE_N are DMA data strobe signals. These signals are also used as data strobe signals during the PIO access. An internal multiplex will redirect these signals to the DMA controller for the DMA transfer or to registers for the PIO access.

In counter mode, the DIS XFER CNT bit in the DcDMAConfiguration register must be set to logic 0. The DMA Transfer Counter register must be programmed before any DMA command is issued. The DMA transfer counter is set by writing from the LSByte to the MSByte (address: 34h to 37h). The internal DMA transfer counter is updated when the MSByte is written. Once the DMA transfer is started, the transfer counter starts decrementing and on reaching 0, the DMA_XFER_OK bit is set and an interrupt is generated by the ISP1763A.

The DMA transfer starts once the DMA command is issued. Any of the following three ways will terminate this DMA transfer:

- **•** Detecting an internal EOT (short packet on an OUT token)
- **•** Resetting the DMA
- **•** GDMA stop command

There are two interrupts that are programmable to differentiate the method of DMA termination: the INT_EOT and DMA_XFER_OK bits in the DMA Interrupt Reason register. For details, see [Table 123](#page-98-2).

ISP1763A

Table 113. Control bits for GDMA read/write (opcode = 00h/01h)

Remark: The DMA bus defaults to 3-state, until a DMA command is executed. All the other control signals are not 3-stated.

11.4.1 DMA Command register

The DMA Command register is a 1-byte register (for bit allocation, see [Table 114](#page-95-2)) that initiates all DMA transfer activities on the DMA controller. The register is write-only; reading it will return FFh.

Remark: The DMA bus will be in 3-state until a DMA command is executed.

Table 114. DMA_CMD - DMA Command register (address 30h) bit allocation

Table 115. DMA_CMD - DMA Command register (address 30h) bit description

Table 116. DMA commands

11.4.2 DMA Transfer Counter register

This 4-byte register sets up the total byte count for a DMA transfer (DMACR). It indicates the remaining number of bytes left for transfer. The bit allocation is given in [Table 117](#page-96-1).

For IN endpoint — Because there is a FIFO in the ISP1763A DMA controller, some data may remain in the FIFO during the DMA transfer. The maximum FIFO size is 8 bytes, and the maximum delay time for data to be shifted to endpoint buffer is 60 ns.

For OUT endpoint — Data will not be cleared for the endpoint buffer until all the data has been read from the DMA FIFO.

Table 118. DMA_XFR_CTR - DMA Transfer Counter register (address 34h) bit description

11.4.3 DcDMAConfiguration register

This register defines the DMA configuration for GDMA mode. The DcDMAConfiguration register consists of 2 bytes. The bit allocation is given in [Table 119.](#page-97-1)

Table 119. DcDMAConfiguration - Device Controller Direct Memory Access Configuration register (address 38h) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 120. DcDMAConfiguration - Device Controller Direct Memory Access Configuration register (address 38h) bit description

[1] The DREQ pin will be driven only after you perform a write access to the DcDMAConfiguration register (that is, after you have configured the DcDMAConfiguration register).

11.4.4 DMA Hardware register

This register defines the DMA configuration for GDMA mode. The bit allocation is given in [Table 121](#page-98-4).

			$\tilde{}$					
Bit		O	5		a			
Symbol			reserved ^[1]		DACK POL	DREQ POL		reserved[1]
Reset								
Bus reset	0							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 121. DMA_HW - DMA Hardware register (address 3Ch) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 122. DMA_HW - DMA Hardware register (address 3Ch) bit description

11.4.5 DMA Interrupt Reason register

This 2-byte register shows the source(s) of the DMA interrupt. Each bit is refreshed after a DMA command is executed. An interrupt source is cleared by writing logic 1 to the corresponding bit. On detecting the interrupt, the external microprocessor must read the DMA Interrupt Reason register and mask it with the corresponding bits in the DMA Interrupt Enable register to determine the source of the interrupt.

The bit allocation is given in [Table 123.](#page-98-2)

[1] The reserved bits should always be written with the reset value.

Table 124. DMA_INTR_REASON - DMA Interrupt Reason register (address 50h) bit description

Table 125. Internal EOT-functional relation with bit DMA_XFER_OK

[Table 126](#page-99-4) shows the status of the bits in the DMA Interrupt Reason register when the corresponding bits in the DcInterrupt register are set.

Table 126. Status of the bits in the DMA Interrupt Reason register

[1] 1 indicates that the bit is set and 0 indicates that the bit is not set. A bit is set when the corresponding EOT condition is met.

[2] The value of INT_EOT may not be accurate if an external or internal transfer counter is programmed with a value that is lower than the transfer that the host requests. To terminate an OUT transfer with INT_EOT, the external or internal DMA counter should be programmed as a multiple of the full-packet length of the DMA endpoint. When a short packet is successfully transferred by DMA, INT_EOT is set.

11.4.6 DMA Interrupt Enable register

This 2-byte register controls the interrupt generation of the source bits in the DMA Interrupt Reason register. The bit allocation is given in [Table 127.](#page-100-1)

Logic 1 enables the interrupt generation. The values after a (bus) reset are logic 0 (disabled).

				$\tilde{}$				
Bit	15	14	13	12	11	10	9	8
Symbol		reserved ^[1]		IE_GDMA STOP	reserved ^[1]	IE _{_INT_} EOT	reserved[1]	IE_DMA_ XFER_OK
Reset	$\mathbf{0}$	0	$\mathbf 0$	0	0	0	0	0
Bus reset	0	0	Ω	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit		6	5	4	3	$\mathbf{2}$		0
Symbol	reserved[1]							
Reset	0	0	$\mathbf{0}$	0	Ω	0	0	Ω
Bus reset	0	0	$\mathbf{0}$	0	0	0	0	0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 127. DMA_INTR_EN - DMA Interrupt Enable register (address 54h) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 128. DMA_INTR_EN - DMA Interrupt Enable register (address 54h) bit description

11.4.7 DMA Endpoint register

This 1-byte register selects a USB endpoint FIFO as a source or destination for DMA transfers. The bit allocation is given in [Table 129](#page-100-3).

Table 129. DMA_ENDP - DMA Endpoint register (address 58h) bit allocation

[1] The reserved bits should always be written with the reset value.

ISP1763A

Table 130. DMA_ENDP - DMA Endpoint register (address 58h) bit description

The DMA Endpoint register must not reference the endpoint that is indexed by the Endpoint Index register (2Ch) at any time. Doing so will result in data corruption. Therefore, if the DMA Endpoint register is unused, point it to an unused endpoint. If the DMA Endpoint register, however, is pointed to an active endpoint, the firmware must not reference the same endpoint on the Endpoint Index register.

11.4.8 DMA Burst Counter register

[Table 131](#page-101-2) shows the bit allocation of the register.

[1] The reserved bits should always be written with the reset value.

Table 132. DMA_BRST_CTR - DMA Burst Counter register (address 64h) bit description

11.5 General registers

11.5.1 DcInterrupt register

The DcInterrupt register consists of 4 bytes. The bit allocation is given in [Table 133.](#page-102-0)

When a bit is set in the DcInterrupt register, it indicates that the hardware condition for an interrupt has occurred. When the DcInterrupt register content is non-zero, the INT output will be asserted. On detecting the interrupt, the external microprocessor must read the DcInterrupt register to determine the source of the interrupt.

Each endpoint buffer has a dedicated interrupt bit (EPnTX, EPnRX). In addition, various bus states can generate an interrupt: resume, suspend, pseudo SOF, SOF, and bus reset. The DMA controller has only one interrupt bit: the source for a DMA interrupt is shown in the DMA Interrupt Reason register.

Each interrupt bit can individually be cleared by writing logic 1. The DMA Interrupt bit can be cleared by writing logic 1 to the related interrupt source bit in the DMA Interrupt Reason register and writing logic 1 to the DMA bit of the DcInterrupt register.

Table 133. DcInterrupt - Device Controller Interrupt register (address 18h) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 134. DcInterrupt - Device Controller Interrupt register (address 18h) bit description

ISP1763A

Hi-Speed USB OTG controller

Table 134. DcInterrupt - Device Controller Interrupt register (address 18h) bit description *…continued*

11.5.2 Chip ID register

This read-only register contains the chip identification and hardware version numbers. The firmware must check this information to determine functions and features supported. The bit allocation is shown in [Table 135](#page-103-2).

Table 135. DcChipID - Device Controller Chip Identifier register (address 70h) bit description

11.5.3 Frame Number register

This read-only register contains the frame number of the last successfully received Start-Of-Frame (SOF). The register contains 2 bytes. The bit allocation is given in [Table 136](#page-104-2).

Table 136. FRAME_NO - Frame Number register (address 74h) bit allocation

Table 137. FRAME_NO - Frame Number register (address 74h) bit description

11.5.4 Scratch register

This 16-bit register can be used by the firmware to save and restore information. For example, the device status before it enters the suspend state; see [Table 138](#page-104-3).

Table 138. SCRATCH - Scratch register (address 78h) bit allocation

Table 139. SCRATCH - Scratch register (address 78h) bit description

11.5.5 Unlock Device register

To protect registers from getting corrupted when the ISP1763A goes into suspend, the write operation is disabled. In this case, when the chip resumes, the Unlock Device command must first be issued to this register before attempting to write to the rest of the registers. This is done by writing unlock code (AA37h) to this register. The bit allocation of the Unlock Device register is given in [Table 140](#page-105-2).

ISP1763A

Hi-Speed USB OTG controller

Table 140. UNLOCK_DEV - Unlock Device register (address 7Ch) bit allocation

Table 141. UNLOCK_DEV - Unlock Device register (address 7Ch) bit description

11.5.6 Interrupt Pulse Width register

[Table 142](#page-105-4) shows the bit description of the register.

Table 142. INTR_PULSE_WIDTH - Interrupt Pulse Width register (address 80h) bit description *Legend: * reset value*

11.5.7 Test Mode register

This 1-byte register allows the firmware to set the DP and DM pins to predetermined states for testing purposes. The bit allocation is given in [Table 143.](#page-105-5)

Remark: Only one bit can be set to logic 1 at a time.

[1] The reserved bits should always be written with the reset value.

Table 144. TEST_MODE - Test Mode register (address 84h) bit description

[1] Either FORCEHS or FORCEFS must be set at a time.

[2] Of the four bits (PRBS, KSTATE, JSTATE, and SE0_NAK), only one bit must be set at a time.

12. Limiting values

Table 145. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

13. Recommended operating conditions

Table 146. Recommended operating conditions

14. Static characteristics

Table 147. Static characteristics: supply pins

V_{CC(3V3)} = 3.0 *V* to 3.6 *V; V_{CC(I/O)}* = 1.65 *V* to 1.95 *V* or 3.0 *V* to 3.6 *V; T_{amb}* = −40 °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)} = 3.3$ *V,* $V_{CC(1/O)} = 3.3$ *V;* $T_{amb} = +25$ *°C; unless otherwise specified.*

[1] When the I/O pins are in definite state.

Table 148. Static characteristics: digital pins

 $V_{CC(3V3)}$ = 3.0 V to 3.6 V; $V_{CC(1V0)}$ = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)}$ = 3.3 V, $V_{CC(1/0)}$ = 3.3 V; T_{amb} = +25 °C; unless otherwise specified.

Table 149. Static characteristics: USB interface block (pins DM1, DM2, DP1, DP2)

 $V_{CC(3V3)}$ = 3.0 V to 3.6 V; $V_{CC(1/O)}$ = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)}$ = 3.3 V, $V_{CC(1/0)}$ = 3.3 V; T_{amb} = +25 °C; unless otherwise specified.

Table 149. Static characteristics: USB interface block (pins DM1, DM2, DP1, DP2) *…continued*

 $V_{CC(3V3)}$ = 3.0 V to 3.6 V; $V_{CC(1/V0)}$ = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)} = 3.3$ *V,* $V_{CC(1/O)} = 3.3$ *V;* $T_{amb} = +25$ *°C; unless otherwise specified.*

[1] The HS termination resistor is disabled, and the pull-up resistor is connected. Only during reset, when both the hub and the device are capable of the high-speed operation.

Table 150. Static characteristics: V_{BUS} comparators

V_{CC(3V3)} = 3.0 V to 3.6 V; V_{CC(I/O)} = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = −40 ℃ to +85 ℃; unless otherwise specified. *Typical case refers to VCC(3V3) = 3.3 V, VCC(I/O) = 3.3 V; Tamb = +25 C; unless otherwise specified.*

Table 151. Static characteristics: V_{BUS} resistors

V_{CC(3V3)} = 3.0 V to 3.6 V; V_{CC(I/O)} = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = −40 ℃ to +85 ℃; unless otherwise specified. *Typical case refers to VCC(3V3) = 3.3 V, VCC(I/O) = 3.3 V; Tamb = +25 C; unless otherwise specified.*

[1] The V_{BUS} input impedance may be lower than 40 k Ω for a short period of time when V_{BUS} rises above V_{CC(3V3)}.

Table 152. Static characteristics: ID detection circuit

V_{CC(3V3)} = 3.0 V to 3.6 V; V_{CC(I/O)} = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = −40 ℃ to +85 ℃; unless otherwise specified. *Typical case refers to VCC(3V3) = 3.3 V, VCC(I/O) = 3.3 V; Tamb = +25 C; unless otherwise specified.*

15. Dynamic characteristics

Table 153. Dynamic characteristics: system clock

 $V_{CC(3V3)}$ = 3.0 V to 3.6 V; $V_{CC(1/O)}$ = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)} = 3.3$ *V,* $V_{CC(NO)} = 3.3$ *V;* $T_{amb} = +25$ *°C; unless otherwise specified.*

[1] Recommended accuracy of the clock frequency is 50 ppm for the crystal and the oscillator.

Table 154. Dynamic characteristics: power-up and reset

V_{CC(3V3)} = 3.0 *V* to 3.6 *V; V_{CC(I/O)}* = 1.65 *V* to 1.95 *V* or 3.0 *V* to 3.6 *V;* T_{amb} = −40 °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)}$ = 3.3 V, $V_{CC(NO)}$ = 3.3 V; T_{amb} = +25 °C; unless otherwise specified.

Table 155. Dynamic characteristics: digital pins

 $V_{CC(3V3)}$ = 3.0 V to 3.6 V; $V_{CC(1/O)}$ = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)} = 3.3$ *V,* $V_{CC(NO)} = 3.3$ *V;* $T_{amb} = +25$ *°C; unless otherwise specified.*

Table 156. Dynamic characteristics: high-speed source electrical

 $V_{CC(3V3)}$ = 3.0 V to 3.6 V; $V_{CC(1/O)}$ = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)} = 3.3$ *V,* $V_{CC(1/O)} = 3.3$ *V;* $T_{amb} = +25$ *°C; unless otherwise specified.*

Table 156. Dynamic characteristics: high-speed source electrical *…continued*

 $V_{CC(3V3)}$ = 3.0 V to 3.6 V; $V_{CC(1/O)}$ = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)} = 3.3$ *V,* $V_{CC(1/O)} = 3.3$ *V;* $T_{amb} = +25$ *°C; unless otherwise specified.*

Table 157. Dynamic characteristics: full-speed source electrical

 $V_{CC(3V3)}$ = 3.0 V to 3.6 V; $V_{CC(1V0)}$ = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. *Typical case refers to VCC(3V3) = 3.3 V, VCC(I/O) = 3.3 V; Tamb = +25 C; unless otherwise specified.*

Table 158. Dynamic characteristics: low-speed source electrical

 $V_{CC(3V3)}$ = 3.0 V to 3.6 V; $V_{CC(1/O)}$ = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)} = 3.3$ *V,* $V_{CC(NO)} = 3.3$ *V;* $T_{amb} = +25$ *°C; unless otherwise specified.*

ISP1763A

Hi-Speed USB OTG controller

15.1 Timing

15.1.1 DMA

Fig 10. DMA read and write

Table 159. DMA timing

V_{CC(3V3)} = 3.0 V to 3.6 V; V_{CC(I/O)} = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = −40 ℃ to +85 ℃; unless otherwise specified. *Typical case refers to VCC(3V3) = 3.3 V, VCC(I/O) = 3.3 V; Tamb = +25 C; unless otherwise specified.*

ST
P ERICSSON

Table 159. DMA timing *…continued*

 $V_{CC(3V3)}$ = 3.0 V to 3.6 V; $V_{CC(1/O)}$ = 1.65 V to 1.95 V or 3.0 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)} = 3.3$ *V,* $V_{CC(1/O)} = 3.3$ *V;* $T_{amb} = +25$ *°C; unless otherwise specified.*

15.1.2 PIO

Table 160. PIO timing

 $V_{CC(3V3)}$ = 3.0 V to 3.6 V; $V_{CC(1/O)}$ = 3.0 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. *Typical case refers to VCC(3V3) = 3.3 V, VCC(I/O) = 3.3 V; Tamb = +25 C; unless otherwise specified.*

Table 160. PIO timing *…continued*

 $V_{CC(3V3)} = 3.0$ V to 3.6 V; $V_{CC(1V0)} = 3.0$ V to 3.6 V; $T_{amb} = -40$ °C to +85 °C; unless otherwise specified. *Typical case refers to* $V_{CC(3V3)} = 3.3$ *V,* $V_{CC(1/O)} = 3.3$ *V;* $T_{amb} = +25$ *°C; unless otherwise specified.*

Table 161. PIO timing

V_{CC(3V3)} = 3.0 *V* to 3.6 *V;* $V_{CC(I/O)}$ = 1.65 *V* to 1.95 *V;* T_{amb} = -40 ^oC to +85 ^oC; unless otherwise specified.

Typical case refers to VCC(3V3) = 3.3 V, VCC(I/O) = 1.8 V; Tamb = +25 C; unless otherwise specified.

S. ST
CONTRACT

Table 161. PIO timing *…continued*

V_{CC(3V3)} = 3.0 *V* to 3.6 *V;* $V_{CC(I/O)}$ = 1.65 *V* to 1.95 *V;* T_{amb} = -40 ^oC to +85 ^oC; unless otherwise specified. *Typical case refers to VCC(3V3) = 3.3 V, VCC(I/O) = 1.8 V; Tamb = +25 C; unless otherwise specified.*

ISP1763A

ISP1763A

ISP1763A

CD00264885 © ST-ERICSSON 2011. All rights reserved.

ISP1763A Hi-Speed USB OTG controller

ISP1763A

16. Package outline

VFQFPN64: plastic thermal enhanced very thin quad flat package; no leads; 64 terminals; body 9 x 9 x 1.0 mm

Fig 22. Package outline VFQFPN64

TFBGA64: plastic thin fine-pitch ball grid array package; 64 balls; body 4 x 4 x 0.8 mm

Fig 23. Package outline TFBGA64

17. Abbreviations

18. References

- [1] Universal Serial Bus Specification Rev. 2.0
- [2] Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0
- [3] On-The-Go Supplement to the USB Specification Rev. 1.3

19. Revision history

Table 163. Revision history

20. Tables

continued >>

ISP1763A

Hi-Speed USB OTG controller

continued >>

ISP1763A

Hi-Speed USB OTG controller

21. Figures

22. Contents

continued >>

ISP1763A

Hi-Speed USB OTG controller

ISP1763A

Hi-Speed USB OTG controller

Please Read Carefully:

The contents of this document are subject to change without prior notice. ST-Ericsson makes no representation or warranty of any nature whatsoever (neither expressed nor implied) with respect to the matters addressed in this document, including but not limited to warranties of merchantability or fitness for a particular purpose, interpretability or interoperability or, against infringement of third party intellectual property rights, and in no event shall ST-Ericsson be liable to any party for any direct, indirect, incidental and or consequential damages and or loss whatsoever (including but not limited to monetary losses or loss of data), that might arise from the use of this document or the information in it.

ST-Ericsson and the ST-Ericsson logo are trademarks of the ST-Ericsson group of companies or used under a license from STMicroelectronics NV or Telefonaktiebolaget LM Ericsson.

All other names are the property of their respective owners.

© ST-Ericsson, 2011 - All rights reserved

Contact information at www.stericsson.com under Contacts

www.stericsson.com