

# ISOW7821 High-Performance, 5000- $V_{RMS}$ Reinforced Dual-Channel Digital Isolator With Integrated High-Efficiency, Low-Emissions DC-DC Converter

## 1 Features

- Integrated High-Efficiency DC-DC Converter With On-Chip Transformer
- 3-V to 5.5-V Wide Input Supply Range
- Regulated 5-V or 3.3-V Output
- Up to 0.65-W Output Power
- 5 V to 5 V; 5 V to 3.3 V: Available Load Current  $\geq$  130 mA
- 3.3 V to 3.3 V: Available Load Current  $\geq$  75 mA
- Soft-Start to Limit Inrush Current
- Overload and Short-Circuit Protection
- Thermal Shutdown
- Default Output: High and Low Options
- Signaling Rate Up to 100 Mbps
- Low Propagation Delay: 13 ns Typ (5-V Supply)
- High CMTI:  $\pm 100$  kV/ $\mu$ s Minimum
- Robust Electromagnetic Compatibility (EMC)
  - System-Level ESD, EFT, and Surge Immunity
  - Low Emissions
- 16-pin Wide SOIC Package
- Extended Temperature Range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Safety-Related Certifications:
  - 7071- $V_{PK}$  Reinforced Isolation per 'DIN V VDE V 0884-11:2017-01
  - 5000- $V_{RMS}$  Isolation for 1 Minute per UL 1577
  - CSA Certification per IEC 60950-1, IEC 62368-1, and IEC 60601-1 End Equipment Standards
  - CQC Approval per GB4943.1-2011
  - TUV Certification According to EN 60950-1 and EN 61010-1
  - All Agency Certifications are Planned

## 2 Applications

- Industrial Automation
- Motor Control
- Grid Infrastructure
- Medical Equipment
- Test and Measurement

## 3 Description

The ISOW7821 device is a high-performance, dual-channel reinforced digital isolators with an integrated high-efficiency power converter. The integrated DC-DC converter provides up to 650 mW of isolated power at high efficiency and can be configured for various input and output voltage configurations. Therefore this device eliminates the need for a separate isolated power supply in space-constrained isolated designs.


The ISOW7821 device provides high electromagnetic immunity and low emissions while isolating CMOS or LVCMOS digital I/Os. The signal-isolation channel has a logic input and output buffer separated by a silicon dioxide ( $\text{SiO}_2$ ) insulation barrier, whereas, power isolation uses on-chip transformers separated by thin film polymer as insulating material. Various configurations of forward and reverse channels are available. If the input signal is lost, the default output is high for the ISOW7821 device and low for the device with the F suffix (see the [Device Features](#)).

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISOW7821	SOIC (16)	10.30 mm x 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic



$V_{CC}$  is the primary supply voltage referenced to GND1.  $V_{ISO}$  is the isolated supply voltage referenced to GND2.

$V_{SI}$  and  $V_{SO}$  can be either  $V_{CC}$  or  $V_{ISO}$  depending on the channel direction.

$V_{SI}$  is the input-side supply voltage referenced to GND1 and  $V_{SO}$  is the output-side supply voltage referenced to GNDO.



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	Output .....	<b>14</b>
<b>2 Applications</b> .....	<b>1</b>	7.17 Switching Characteristics—3.3-V Input, 3.3-V Output .....	<b>14</b>
<b>3 Description</b> .....	<b>1</b>	7.18 Insulation Characteristics Curves .....	<b>15</b>
<b>4 Revision History</b> .....	<b>2</b>	7.19 Typical Characteristics .....	<b>16</b>
<b>5 Description (continued)</b> .....	<b>3</b>	<b>8 Parameter Measurement Information</b> .....	<b>20</b>
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Detailed Description</b> .....	<b>21</b>
<b>7 Specifications</b> .....	<b>4</b>	9.1 Overview .....	<b>21</b>
7.1 Absolute Maximum Ratings .....	<b>4</b>	9.2 Functional Block Diagram .....	<b>21</b>
7.2 ESD Ratings .....	<b>4</b>	9.3 Feature Description .....	<b>23</b>
7.3 Recommended Operating Conditions .....	<b>4</b>	9.4 Device Functional Modes .....	<b>24</b>
7.4 Thermal Information .....	<b>5</b>	<b>10 Application and Implementation</b> .....	<b>26</b>
7.5 Power Ratings .....	<b>5</b>	10.1 Application Information .....	<b>26</b>
7.6 Insulation Specifications .....	<b>6</b>	10.2 Typical Application .....	<b>26</b>
7.7 Safety-Related Certifications .....	<b>7</b>	<b>11 Power Supply Recommendations</b> .....	<b>28</b>
7.8 Safety Limiting Values .....	<b>7</b>	<b>12 Layout</b> .....	<b>29</b>
7.9 Electrical Characteristics—5-V Input, 5-V Output .....	<b>8</b>	12.1 Layout Guidelines .....	<b>29</b>
7.10 Supply Current Characteristics—5-V Input, 5-V Output .....	<b>9</b>	12.2 Layout Example .....	<b>30</b>
7.11 Electrical Characteristics—5-V Input, 3.3-V Output .....	<b>10</b>	<b>13 Device and Documentation Support</b> .....	<b>31</b>
7.12 Supply Current Characteristics—5-V Input, 3.3-V Output .....	<b>11</b>	13.1 Device Support .....	<b>31</b>
7.13 Electrical Characteristics—3.3-V Input, 3.3-V Output .....	<b>12</b>	13.2 Documentation Support .....	<b>31</b>
7.14 Supply Current Characteristics—3.3-V Input, 3.3-V Output .....	<b>13</b>	13.3 Receiving Notification of Documentation Updates .....	<b>31</b>
7.15 Switching Characteristics—5-V Input, 5-V Output .....	<b>14</b>	13.4 Community Resources .....	<b>31</b>
7.16 Switching Characteristics—5-V Input, 3.3-V Output .....	<b>14</b>	13.5 Trademarks .....	<b>31</b>
		13.6 Electrostatic Discharge Caution .....	<b>31</b>
		13.7 Glossary .....	<b>31</b>
		<b>14 Mechanical, Packaging, and Orderable Information</b> .....	<b>31</b>

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2017	*	Initial release.

## 5 Description (continued)

These devices help prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, electromagnetic compatibility of the ISOW7821 device has been significantly enhanced to ease system-level ESD, EFT, surge and emissions compliance. The high-efficiency of the power converter allows operation at a higher ambient temperature. The ISOW7821 device is available in a 16-pin SOIC wide-body (SOIC-WB) DWE package.

## 6 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN1	7	—	Output enable for side 1. Output pins on side 1 are enabled when EN1 is high or open. Output pins on side 1 are high impedance when EN1 is low.
GND1	2, 8	—	Ground connection for $V_{CC}$
GND2	9, 15	—	Ground connection for $V_{ISO}$
INA	3	I	Input channel A
INB	4	I	Input channel B
NC	5	—	Not connected
NC	6	—	Not connected
NC	10	—	Not connected
NC	12	—	Not connected
OUTA	14	O	Output channel A
OUTB	13	O	Output channel B
SEL	11	I	$V_{ISO}$ selection pin. $V_{ISO} = 5\text{ V}$ when SEL is connected to $V_{ISO}$ . $V_{ISO} = 3.3\text{ V}$ , when SEL is connected to GND2 or left floating. For more information see the <a href="#">Device Functional Modes</a> .
$V_{CC}$	1	—	Supply voltage
$V_{ISO}$	16	—	Isolated supply voltage determined by SEL pin

## 7 Specifications

### 7.1 Absolute Maximum Ratings

 See <sup>(1)(2)</sup>

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	-0.5	6	V
$V_{ISO}$	Isolated supply voltage	-0.5	6	V
$V_{IO}$	Voltage at INx, OUTx, SEL pins	-0.5	$V_{CC} + 0.5,$ $V_{ISO} + 0.5^{(3)}$	V
$I_O$	Maximum output current through data channels	-15	15	mA
$T_J$	Junction temperature		150	°C
$T_{stg}$	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground pin (GND1 or GND2) and are peak voltage values.
- (3) This value depends on whether the pin is located on the  $V_{CC}$  or  $V_{ISO}$  side. The maximum voltage at the I/O pins should not exceed 6 V.

### 7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		3		5.5	V
$I_{OH}$	High level output current <sup>(2)</sup>	$V_{SO}^{(1)} = 5\text{ V}$	-4			mA
		$V_{SO} = 3.3\text{ V}$	-2			
$I_{OL}$	Low level output current <sup>(2)</sup>	$V_{SO} = 5\text{ V}$			4	mA
		$V_{SO} = 3.3\text{ V}$			2	
$V_{IH}$	High-level input voltage		$0.7 \times V_{SI}$		$V_{SI}$	V
$V_{IL}$	Low-level input voltage		0		$0.3 \times V_{SI}$	V
DR	Data rate				100	Mbps
$T_J$	Junction temperature		-40		150	°C
$T_A$	Ambient temperature		-40		125	°C

- (1)  $V_{SI}$  is the input side supply,  $V_{SO}$  is the output side supply
- (2) This current is for data output channel.

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		ISOW7821	UNIT
		DWE (SOIC)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	56.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	15.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	28.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	2.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	28.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 7.5 Power Ratings

$V_{CC} = 5.5\text{ V}$ ,  $I_{ISO} = 110\text{ mA}$ ,  $T_J = 150^\circ\text{C}$ ,  $T_A \leq 80^\circ\text{C}$ ,  $C_L = 15\text{ pF}$ , input a 50-MHz 50% duty-cycle square wave

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_D$	Maximum power dissipation (both sides)				1.16	W
$P_{D1}$	Maximum power dissipation (side-1)				0.58	W
$P_{D2}$	Maximum power dissipation (side-2)				0.58	W

## 7.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
<b>GENERAL</b>				
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	>8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	>8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance – capacitive signal isolation)	> 21	µm
		Minimum internal gap (internal clearance – transformer power isolation)	>120	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-IV	
		Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I-III	
<b>DIN V VDE V 0884-11:2017-01<sup>(2)</sup></b>				
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test	1000	V <sub>RMS</sub>
		DC voltage	1414	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> ; t = 60 s (qualification); V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> ; t = 1 s (100% production)	7071	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50 µs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> = 10000 V <sub>PK</sub> (qualification)	6250	V <sub>PK</sub>
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	Method a, after input/output safety test subgroup 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> = 1697 V <sub>PK</sub> , t <sub>m</sub> = 10 s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> = 2263 V <sub>PK</sub> , t <sub>m</sub> = 10 s	≤ 5	
		Method b1, at routine test (100% production) and preconditioning (type test), V <sub>ini</sub> = 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s; V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> = 2652 V <sub>PK</sub> , t <sub>m</sub> = 1 s	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 0.4 × sin(2πft), f = 1 MHz	~3.5	pF
R <sub>IO</sub>	Insulation resistance <sup>(5)</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	Ω
		V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	
		V <sub>IO</sub> = 500 V, T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
<b>UL 1577</b>				
V <sub>ISO(UL)</sub>	Withstand isolation voltage	V <sub>TEST</sub> = V <sub>ISO(UL)</sub> , t = 60 s (qualification), V <sub>TEST</sub> = 1.2 × V <sub>ISO(UL)</sub> = 6000 V <sub>RMS</sub> , t = 1 s (100% production)	5000	V <sub>RMS</sub>

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device.

## 7.7 Safety-Related Certifications

All certifications are planned.

VDE	CSA	UL	CQC	TUV
Plan to certify according to DIN V VDE V 0884-11:2017-01	Plan to certify according to IEC 60950-1, IEC 62368-1, and IEC 60601-1	Plan to recognize under UL 1577 Component Recognition Program	Plan to certify according to GB 4943.1-2011	Plan to certify according to EN 61010-1:2010 and EN 60950-1:2006/A2:2013
Reinforced insulation; Maximum transient isolation voltage, 7071 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 1414 V <sub>PK</sub> ; Maximum surge isolation voltage, 6250 V <sub>PK</sub>	Reinforced insulation per CSA 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2, CSA 62368-1-14 and IEC 62368-1 2nd Ed., 800 V <sub>RMS</sub> maximum working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3+A1, 250 V <sub>RMS</sub> maximum working voltage; Temperature rating is 90°C for reinforced insulation and 125°C for basic insulation; see certificate for details.	Single protection, 5000 V <sub>RMS</sub>	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V <sub>RMS</sub> maximum working voltage;	5000 V <sub>RMS</sub> Reinforced insulation per EN 61010-1:2010 up to working voltage of 600 V <sub>RMS</sub> ; 5000 V <sub>RMS</sub> Reinforced insulation per EN 60950-1:2006/A2:2013 up to working voltage of 800 V <sub>RMS</sub>
Certification planned	Certification planned	Certification planned	Certification planned	Certification planned

## 7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub> Safety input, output, or supply current <sup>(1)</sup>	R <sub>θJA</sub> = 56.8°C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 1</a>			400	mA
	R <sub>θJA</sub> = 56.8°C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 1</a>			611	
P <sub>S</sub> Safety input, output, or total power <sup>(1)</sup>	R <sub>θJA</sub> = 56.8°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 2</a>			2200	mW
T <sub>S</sub> Maximum safety temperature <sup>(1)</sup>				150	°C

- (1) The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance, R<sub>θJA</sub>, in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$$T_J = T_A + R_{\theta JA} \times P, \text{ where } P \text{ is the power dissipated in the device.}$$

$$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S, \text{ where } T_{J(max)} \text{ is the maximum allowed junction temperature.}$$

$$P_S = I_S \times V_I, \text{ where } V_I \text{ is the maximum input voltage.}$$

## 7.9 Electrical Characteristics—5-V Input, 5-V Output

$V_{CC} = 5\text{ V} \pm 10\%$ , SEL shorted to  $V_{ISO}$  (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{ISO}$	Isolated supply voltage	External $I_{ISO} = 0$ to 50 mA	4.75	5.07	5.43	V
		External $I_{ISO} = 0$ to 130 mA	4.5	5.07	5.43	
$V_{ISO(LINE)}$	DC line regulation	$I_{ISO} = 50\text{ mA}$ , $V_{CC} = 4.5\text{ V}$ to $5.5\text{ V}$	2			mV/V
$V_{ISO(LOAD)}$	DC load regulation	$I_{ISO} = 0$ to 130 mA	1%			
EFF	Efficiency at maximum load current	$I_{ISO} = 130\text{ mA}$ , $C_{LOAD} = 0.1\text{ }\mu\text{F} \parallel 10\text{ }\mu\text{F}$ ; $V_I = V_{SI}$ (ISOW7821); $V_I = 0\text{ V}$ (ISOW7821 with F suffix)	53%			
$V_{CC+(UVLO)}$	Positive-going UVLO threshold on $V_{CC}$ , $V_{ISO}$		2.7			V
$V_{CC-(UVLO)}$	Negative-going UVLO threshold on $V_{CC}$ , $V_{ISO}$		2.1			V
$V_{HYS (UVLO)}$	UVLO threshold hysteresis on $V_{CC}$ , $V_{ISO}$		0.2			V
$V_{ITH}$	Input pin rising threshold		0.7			$V_{SI}$
$V_{ITL}$	Input pin falling threshold		0.3			$V_{SI}$
$V_{I(HYS)}$	Input pin threshold hysteresis (INx)		0.1			$V_{SI}$
$I_{IL}$	Low level input current	$V_{IL} = 0$ at INx or SEL	-10			$\mu\text{A}$
$I_{IH}$	High level input current	$V_{IH} = V_{SI}^{(1)}$ at INx or SEL	10			$\mu\text{A}$
$V_{OH}$	High level output voltage	$I_O = -4\text{ mA}$ , see <a href="#">Figure 24</a>	$V_{SO}^{(1)} - 0.4$	$V_{SO} - 0.2$		V
$V_{OL}$	Low level output voltage	$I_O = 4\text{ mA}$ , see <a href="#">Figure 24</a>		0.2	0.4	V
$ CM_H $	High-level common-mode transient immunity	$V_I = V_{SI}$ , $V_{CM} = 1000\text{ V}$ ; see <a href="#">Figure 25</a>	100			kV/ $\mu\text{s}$
$ CM_L $	Low-level common-mode transient immunity	$V_I = 0\text{ V}$ , $V_{CM} = 1000\text{ V}$ ; see <a href="#">Figure 25</a>	100			kV/ $\mu\text{s}$
$I_{CC\_SC}$	DC current from supply under short circuit on $V_{ISO}$	$V_{ISO}$ shorted to GND2	137			mA
$V_{ISO(RIP)}$	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, $C_{LOAD} = 0.1\text{ }\mu\text{F} \parallel 20\text{ }\mu\text{F}$ , $I_{ISO} = 130\text{ mA}$	100			mV

(1)  $V_{SI}$  = input side supply;  $V_{SO}$  = output side supply



## 7.10 Supply Current Characteristics—5-V Input, 5-V Output

$V_{CC} = 5\text{ V} \pm 10\%$ , SEL shorted to  $V_{ISO}$  (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CC}$	Current drawn from supply	No external $I_{LOAD}$ ; $V_I = 0\text{ V}$ (ISOW7821); $V_I = V_{SI}^{(1)}$ (ISOW7821 with F suffix)		21		mA
		No external $I_{LOAD}$ ; $V_I = V_{SI}$ (ISOW7821); $V_I = 0\text{ V}$ (ISOW7821 with F suffix)		17		
		All channels switching with square wave clock input of 1 Mbps; $C_L = 15\text{ pF}$ , No external $I_{LOAD}$		19		
		All channels switching with square wave clock input of 10 Mbps; $C_L = 15\text{ pF}$ , No external $I_{LOAD}$		20		
		All channels switching with square wave clock input of 100 Mbps; $C_L = 15\text{ pF}$ , No external $I_{LOAD}$		33		
$I_{ISO(OUT)}^{(2)}$	Current available on isolated supply	$V_I = 0\text{ V}$ (ISOW7821); $V_I = V_{SI}$ (ISOW7821 with F suffix)	127			mA
		$V_I = V_{SI}$ (ISOW7821); $V_I = 0\text{ V}$ (ISOW7821 with F suffix)	130			
		All channels switching with square wave clock input of 1 Mbps; $C_L = 15\text{ pF}$	128			
		All channels switching with square wave clock input of 10 Mbps; $C_L = 15\text{ pF}$	128			
		All channels switching with square wave clock input of 100 Mbps; $C_L = 15\text{ pF}$	125			

(1)  $V_{SI}$  = input side supply;  $V_{SO}$  = output side supply

(2) Current available to load should be derated by 2 mA/°C for  $T_A > 80^\circ\text{C}$ .

## 7.11 Electrical Characteristics—5-V Input, 3.3-V Output

$V_{CC} = 5\text{ V} \pm 10\%$ , SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{ISO}$	Isolated supply voltage	External $I_{ISO} = 0$ to 50 mA	3.13	3.34	3.56	V
		External $I_{ISO} = 0$ to 130 mA	3	3.34	3.56	
$V_{ISO(LINE)}$	DC line regulation	$I_{ISO} = 50\text{ mA}$ , $V_{CC} = 4.5\text{ V}$ to 5.5 V		2		mV/V
$V_{ISO(LOAD)}$	DC load regulation	$I_{ISO} = 10$ to 130 mA		1%		
EFF	Efficiency at maximum load current	$I_{ISO} = 130\text{ mA}$ , $C_{LOAD} = 0.1\ \mu\text{F} \parallel 10\ \mu\text{F}$ ; $V_I = V_{SI}$ (ISOW7821); $V_I = 0\text{ V}$ (ISOW7821 with F suffix)		48%		
$V_{CC+(UVLO)}$	Positive-going UVLO threshold on $V_{CC}$ , $V_{ISO}$				2.7	V
$V_{CC-(UVLO)}$	Negative-going UVLO threshold on $V_{CC}$ , $V_{ISO}$		2.1			V
$V_{HYS(UVLO)}$	UVLO threshold hysteresis on $V_{CC}$ , $V_{ISO}$			0.2		V
$V_{ITH}$	Input pin rising threshold				0.7	$V_{SI}$
$V_{ITL}$	Input pin falling threshold		0.3			$V_{SI}$
$V_{I(HYS)}$	Input pin threshold hysteresis (INx)		0.1			$V_{SI}$
$I_{IL}$	Low level input current	$V_{IL} = 0$ at INx or SEL	-10			$\mu\text{A}$
$I_{IH}$	High level input current	$V_{IH} = V_{SI}^{(1)}$ at INx or SEL			10	$\mu\text{A}$
$V_{OH}$	High level output voltage	$I_O = -2\text{ mA}$ , see <a href="#">Figure 24</a>	$V_{SO}^{(1)} - 0.3$	$V_{SO} - 0.1$		V
$V_{OL}$	Low level output voltage	$I_O = 2\text{ mA}$ , see <a href="#">Figure 24</a>		0.1	0.3	V
$ CM_H $	High-level common-mode transient immunity	$V_I = V_{SI}$ , $V_{CM} = 1000\text{ V}$ ; see <a href="#">Figure 25</a>	100			kV/ $\mu\text{s}$
$ CM_L $	Low-level common-mode transient immunity	$V_I = 0\text{ V}$ , $V_{CM} = 1000\text{ V}$ ; see <a href="#">Figure 25</a>	100			kV/ $\mu\text{s}$
$I_{CC\_SC}$	DC current from supply under short circuit on $V_{ISO}$	$V_{ISO}$ shorted to GND2		137		mA
$V_{ISO(RIP)}$	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, $C_{LOAD} = 0.1\ \mu\text{F} \parallel 20\ \mu\text{F}$ , $I_{ISO} = 130\text{ mA}$		100		mV

(1)  $V_{SI}$ = input side supply;  $V_{SO}$ = output side supply

## 7.12 Supply Current Characteristics—5-V Input, 3.3-V Output

$V_{CC} = 5\text{ V} \pm 10\%$ , SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CC}$	Current drawn from supply	No external $I_{LOAD}$ ; $V_I = 0\text{ V}$ (ISOW7821); $V_I = V_S^{(1)}$ (ISOW7821 with F suffix)		17		mA
		No external $I_{LOAD}$ ; $V_I = V_{SI}$ (ISOW7821); $V_I = 0\text{ V}$ (ISOW7821 with F suffix)		14		
		All channels switching with square wave clock input of 1 Mbps; $C_L = 15\text{ pF}$ , No external $I_{LOAD}$		16		
		All channels switching with square wave clock input of 10 Mbps; $C_L = 15\text{ pF}$ , No external $I_{LOAD}$		17		
		All channels switching with square wave clock input of 100 Mbps; $C_L = 15\text{ pF}$ , No external $I_{LOAD}$		27		
$I_{ISO(OUT)}^{(2)}$	Current available on isolated supply	$V_I = 0\text{ V}$ (ISOW7821); $V_I = V_{SI}$ (ISOW7821 with F suffix)	127			mA
		$V_I = V_{SI}$ (ISOW7821); $V_I = 0\text{ V}$ (ISOW7821 with F suffix)	130			
		All channels switching with square wave clock input of 1 Mbps; $C_L = 15\text{ pF}$	128			
		All channels switching with square wave clock input of 10 Mbps; $C_L = 15\text{ pF}$	128			
		All channels switching with square wave clock input of 100 Mbps; $C_L = 15\text{ pF}$	126			

(1)  $V_{SI}$ = input side supply;  $V_{SO}$ = output side supply

(2) Current available to load should be derated by 2 mA/°C for  $T_A > 105^\circ\text{C}$ .

### 7.13 Electrical Characteristics—3.3-V Input, 3.3-V Output

 $V_{CC} = 3.3\text{ V} \pm 10\%$ , SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
$V_{ISO}$	Isolated supply voltage	External $I_{ISO} = 0$ to 30 mA	3.13	3.34	3.58	V	
		External $I_{ISO} = 0$ to 75 mA	3	3.34	3.58		
$V_{ISO(LINE)}$	DC line regulation	$I_{ISO} = 30\text{ mA}$ , $V_{CC} = 3\text{ V}$ to 3.6 V			2	mV/V	
$V_{ISO(LOAD)}$	DC load regulation	$I_{ISO} = 0$ to 75 mA			1%		
EFF	Efficiency at maximum load current	$I_{ISO} = 75\text{ mA}$ , $C_{LOAD} = 0.1\text{ }\mu\text{F} \parallel 10\text{ }\mu\text{F}$ ; $V_I = V_{SI}$ (ISOW7821); $V_I = 0\text{ V}$ (ISOW7821 with F suffix)			47%		
$V_{CC+(UVLO)}$	Positive-going UVLO threshold on $V_{CC}$ , $V_{ISO}$				2.7	V	
$V_{CC-(UVLO)}$	Negative-going UVLO threshold on $V_{CC}$ , $V_{ISO}$				2.1	V	
$V_{HYS (UVLO)}$	UVLO threshold hysteresis on $V_{CC}$ , $V_{ISO}$				0.2	V	
$V_{ITH}$	Input pin rising threshold				0.7	$V_{SI}$	
$V_{ITL}$	Input pin falling threshold				0.3	$V_{SI}$	
$V_{I(HYS)}$	Input pin threshold hysteresis (INx)				0.1	$V_{SI}$	
$I_{IL}$	Low level input current	$V_{IL} = 0$ at INx or SEL			-10	$\mu\text{A}$	
$I_{IH}$	High level input current	$V_{IH} = V_{SI}^{(1)}$ at INx or SEL			10	$\mu\text{A}$	
$V_{OH}$	High level output voltage	$I_O = -2\text{ mA}$ , see <a href="#">Figure 24</a>			$V_{SO}^{(1)} - 0.3$	$V_{SO} - 0.1$	V
$V_{OL}$	Low level output voltage	$I_O = 2\text{ mA}$ , see <a href="#">Figure 24</a>			0.1	0.3	V
$ CM_H $	High-level common-mode transient immunity	$V_I = V_{SI}$ , $V_{CM} = 1000\text{ V}$ ; see <a href="#">Figure 25</a>			100		kV/ $\mu\text{s}$
$ CM_L $	Low-level common-mode transient immunity	$V_I = 0\text{ V}$ , $V_{CM} = 1000\text{ V}$ ; see <a href="#">Figure 25</a>			100		kV/ $\mu\text{s}$
$I_{CC\_SC}$	DC current from supply under short circuit on $V_{ISO}$	$V_{ISO}$ shorted to GND2			143		mA
$V_{ISO(RIP)}$	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, $C_{LOAD} = 0.1\text{ }\mu\text{F} \parallel 20\text{ }\mu\text{F}$ , $I_{ISO} = 75\text{ mA}$			90		mV

 (1)  $V_{SI}$  = input side supply;  $V_{SO}$  = output side supply

### 7.14 Supply Current Characteristics—3.3-V Input, 3.3-V Output

$V_{CC} = 3.3\text{ V} \pm 10\%$ , SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CC}$	Current drawn from supply	No external $I_{LOAD}$ ; $V_I = 0\text{ V}$ (ISOW7821); $V_I = V_S^{(1)}$ (ISOW7821 with F suffix)		24		mA
		No external $I_{LOAD}$ ; $V_I = V_{SI}$ (ISOW7821); $V_I = 0\text{ V}$ (ISOW7821 with F suffix)		19		
		All channels switching with square wave clock input of 1 Mbps; $C_L = 15\text{ pF}$ , No external $I_{LOAD}$		22		
		All channels switching with square wave clock input of 10 Mbps; $C_L = 15\text{ pF}$ , No external $I_{LOAD}$		22		
		All channels switching with square wave clock input of 100 Mbps; $C_L = 15\text{ pF}$ , No external $I_{LOAD}$		32		
$I_{ISO(OUT)}^{(2)}$	Current available on isolated supply	$V_I = 0\text{ V}$ (ISOW7821); $V_I = V_{SI}$ (ISOW7821 with F suffix)	72			mA
		$V_I = V_{SI}$ (ISOW7821); $V_I = 0\text{ V}$ (ISOW7821 with F suffix)	75			
		All channels switching with square wave clock input of 1 Mbps; $C_L = 15\text{ pF}$	75			
		All channels switching with square wave clock input of 10 Mbps; $C_L = 15\text{ pF}$	73			
		All channels switching with square wave clock input of 100 Mbps; $C_L = 15\text{ pF}$	71			

(1)  $V_{SI}$  = input side supply;  $V_{SO}$  = output side supply

(2) Current available to load should be derated by 2 mA/°C for  $T_A > 115^\circ\text{C}$ .

## 7.15 Switching Characteristics—5-V Input, 5-V Output

 $V_{CC} = 5\text{ V} \pm 10\%$ , SEL shorted to  $V_{ISO}$  (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ , $t_{PHL}$ Propagation delay time	See <a href="#">Figure 24</a>		13	17.6	ns
PWD Pulse width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $			0.6	4.7	ns
$t_{SK(o)}$ Channel-channel output skew time <sup>(2)</sup>	Same-direction channels			4	ns
$t_{SK(p-p)}$ Part-part skew time <sup>(3)</sup>				4.5	ns
$t_r$ , $t_f$ Output signal rise and fall times			2	4	ns

(1) Also known as pulse skew.

(2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 7.16 Switching Characteristics—5-V Input, 3.3-V Output

 $V_{CC} = 5\text{ V} \pm 10\%$ , SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ , $t_{PHL}$ Propagation delay time	See <a href="#">Figure 24</a>		14	19.7	ns
PWD Pulse width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $			0.6	4.4	ns
$t_{SK(o)}$ Channel-channel output skew time <sup>(2)</sup>	Same-direction channels			4	ns
$t_{SK(p-p)}$ Part-part skew time <sup>(3)</sup>				4.5	ns
$t_r$ , $t_f$ Output signal rise and fall times			1	4	ns

(1) Also known as pulse skew.

(2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 7.17 Switching Characteristics—3.3-V Input, 3.3-V Output

 $V_{CC} = 3.3\text{ V} \pm 10\%$ , SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)



PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$ , $t_{PHL}$ Propagation delay time	See <a href="#">Figure 24</a>		14.5	20.2	ns
PWD Pulse width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $			0.6	4.4	ns
$t_{SK(o)}$ Channel-channel output skew time <sup>(2)</sup>	Same-direction channels			4	ns
$t_{SK(p-p)}$ Part-part skew time <sup>(3)</sup>				4.5	ns
$t_r$ , $t_f$ Output signal rise and fall times			1	3	ns

(1) Also known as pulse skew.







(2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

### 7.18 Insulation Characteristics Curves









### 7.19 Typical Characteristics





Typical Characteristics (continued)



Typical Characteristics (continued)




Figure 15. High-Level Output Voltage vs High-Level Output Current






Figure 16. Low-Level Output Voltage vs Low-Level Output Current




1. Negligible undershoot and overshoot because of load transient

Figure 17. 10-mA to 110-mA Load Transient Response




Current spike is because of charging the input supply capacitor

Figure 18. Soft Start at 10-mA Load



Input current spike is because of charging the input supply decoupling capacitor




Figure 19. Soft Start at 120-mA Load




Input current spike is because of charging the input supply decoupling capacitor

Figure 20. Soft Start at 10-mA Load

Typical Characteristics (continued)




## 8 Parameter Measurement Information



The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O = 50 \Omega$ . At the input, 50- $\Omega$  resistor is required to terminate the input generator signal. The resistor is not required in the actual application.

$C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 24. Switching Characteristics Test Circuit and Voltage Waveforms**



$C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Pass-fail criteria: Outputs must remain stable.

**Figure 25. Common-Mode Transient Immunity Test Circuit**

## 9 Detailed Description

### 9.1 Overview

The ISOW7821 device comprises a high-efficiency, low-emissions isolated DC-DC converter and two high-speed isolated data channels. Figure 26 shows the functional block diagram of the ISOW7821 device.


The integrated DC-DC converter uses switched mode operation and proprietary circuit techniques to reduce power losses and boost efficiency. Specialized control mechanisms, clocking schemes, and the use of a high-Q on-chip transformer provide high efficiency and low radiated emissions. The integrated transformer uses thin film polymer as the insulation barrier.

The  $V_{CC}$  supply is provided to the primary power controller that switches the power stage connected to the integrated transformer. Power is transferred to the secondary side, rectified and regulated to either 3.3 V or 5 V, depending on the SEL pin. The output voltage,  $V_{ISO}$ , is monitored and feedback information is conveyed to the primary side through a dedicated isolation channel. The duty cycle of the primary switching stage is adjusted accordingly. The fast feedback control loop of the power converter ensures low overshoots and undershoots during load transients. Undervoltage lockout (UVLO) with hysteresis is integrated on the  $V_{CC}$  and  $V_{ISO}$  supplies which ensures robust system performance under noisy conditions. An integrated soft-start mechanism ensures controlled inrush current and avoids any overshoot on the output during power up.

The integrated signal-isolation channels employ an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon-dioxide based isolation barrier. The transmitter sends a high-frequency carrier across the barrier to represent one state and sends no signal to represent the other state. The receiver demodulates the signal after signal conditioning and produces the output through a buffer stage. The signal-isolation channels incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. Figure 27 shows a functional block diagram of a typical signal isolation channel.

The ISOW7821 device is suitable for applications that have limited board space and require more integration. These devices are also suitable for very-high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.


### 9.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Figure 26. ISOW7821 Block Diagram


**Functional Block Diagram (continued)**



Copyright © 2017, Texas Instruments Incorporated

**Figure 27. Conceptual Block Diagram of a Capacitive Data Channel**

Figure 28 shows a conceptual detail of how the OOK scheme works.



**Figure 28. On-Off Keying (OOK) Based Modulation Scheme**

## 9.3 Feature Description

Table 1 provides an overview of the device features.

**Table 1. Device Features**

PART NUMBER <sup>(1)</sup>	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT STATE	RATED ISOLATION <sup>(2)</sup>
ISOW7821	1 forward, 1 reverse	100 Mbps	High	5000 V <sub>RMS</sub> / 7071 V <sub>PK</sub>
ISOW7821F			Low	

(1) The F suffix is part of the orderable part number. See the [Mechanical, Packaging, and Orderable Information](#) section for the full orderable part number.

(2) For detailed isolation ratings, see the [Safety-Related Certifications](#) table.

### 9.3.1 Electromagnetic Compatibility (EMC) Considerations

The ISOW7821 device uses emissions reduction schemes for the internal oscillator and advanced internal layout scheme to minimize radiated emissions at the system level.

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISOW7821 device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

### 9.3.2 Power-Up and Power-Down Behavior

The ISOW7821 device has built-in UVLO on the V<sub>CC</sub> and V<sub>ISO</sub> supplies with positive-going and negative-going thresholds and hysteresis. When the V<sub>CC</sub> voltage crosses the positive-going UVLO threshold during power-up, the DC-DC converter initializes and the power converter duty cycle is increased in a controlled manner. This soft-start scheme limits primary peak currents drawn from the V<sub>CC</sub> supply and charges the V<sub>ISO</sub> output in a controlled manner, avoiding overshoots. Outputs of the isolated data channels are in an indeterminate state until the V<sub>CC</sub> or V<sub>ISO</sub> voltage crosses the positive-going UVLO threshold. When the UVLO positive-going threshold is crossed on the secondary side V<sub>ISO</sub> pin, the feedback data channel starts providing feedback to the primary controller. The regulation loop takes over and the isolated data channels go to the normal state defined by the respective input channels or their default states. Design should consider a sufficient time margin (typically 10 ms with 10-μF load capacitance) to allow this power up sequence before valid data channels are accounted for system functionality.

When V<sub>CC</sub> power is lost, the primary side DC-DC controller turns off when the UVLO lower threshold is reached. The V<sub>ISO</sub> capacitor then discharges depending on the external load. The isolated data outputs on the V<sub>ISO</sub> side are returned to the default state for the brief time that the V<sub>ISO</sub> voltage takes to discharge to zero.

### 9.3.3 Current Limit, Thermal Overload Protection

The ISOW7821 device is protected against output overload and short circuit. Output voltage starts dropping when the power converter is not able to deliver the current demanded during overload conditions. For a V<sub>ISO</sub> short-circuit to ground, the duty cycle of the converter is limited to help protect against any damage.

Thermal protection is also integrated to help prevent the device from getting damaged during overload and short-circuit conditions on the isolated output. Under these conditions, the device temperature starts to increase. When the temperature goes above 180°C, thermal shutdown activates and the primary controller turns off which removes the energy supplied to the  $V_{ISO}$  load, which causes the device to cool off. When the junction temperature goes below 150°C, the device starts to function normally. If an overload or output short-circuit condition prevails, this protection cycle is repeated. Care should be taken in the design to prevent the device junction temperatures from reaching such high values.

## 9.4 Device Functional Modes

Table 2 lists the supply configurations for these devices.

**Table 2. Supply Configurations**

SEL INPUT	$V_{CC}$	$V_{ISO}$
Shorted to $V_{ISO}$	5 V	5 V
Shorted to GND2 or floating	5 V	3.3 V
Shorted to GND2 or floating	3.3 V <sup>(1)</sup>	3.3 V <sup>(2)</sup>

- (1)  $V_{CC} = 3.3$  V, SEL shorted to  $V_{ISO}$  (essentially  $V_{ISO} = 5$  V) is not recommended mode of configuration.  
 (2) The SEL pin has a weak pulldown internally. Therefore for  $V_{ISO} = 3.3$  V, the SEL pin should be strongly connected to the GND2 pin in noisy system scenarios.

Table 3 lists the functional modes for ISOW7821 device.

**Table 3. Function Table<sup>(1)</sup>**

INPUT SUPPLY ( $V_{CC}$ )	INPUT (INx)	OUTPUT (OUTx)	COMMENTS
PU	H	H	Output channel assumes the logic state of its input
	L	L	
	Open	Default	Default mode <sup>(2)</sup> : When INx is open, the corresponding output channel assumes logic based on default output mode of selected version
PD	x	Undetermined <sup>(3)</sup>	

- (1) PU = Powered up ( $V_{CC} \geq 2.7$  V); PD = Powered down ( $V_{CC} < 2.1$  V); X = Irrelevant; H = High level; L = Low level,  $V_{CC}$  = Input-side supply  
 (2) In the default condition, the output is high for ISOW7821 and low for ISOW7821 with the F suffix.  
 (3) The outputs are in an undetermined state when  $V_{CC} < 2.1$  V.



9.4.1 Device I/O Schematics




Figure 29. Device I/O Schematics

## 10 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 10.1 Application Information

The ISOW7821 high-performance, dual channel digital isolator with integrated DC-DC converter. Typically digital isolators require two power supplies isolated from each other to power up both sides of device. Due to the integrated DC-DC converter in the ISOW7821 device, the isolated supply is generated inside the device that can be used to power isolated side of the device and peripherals on isolated side, thus saving board space. The ISOW7821 device uses single-ended CMOS-logic switching technology. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is a microcontroller or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

The ISOW7821 device is suitable for applications that have limited board space and desire more integration. These devices are also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

### 10.2 Typical Application

Figure 30 shows the typical schematic for CAN isolation.



Copyright © 2017, Texas Instruments Incorporated

**Figure 30. Isolating CAN Bus and Generating Isolated Power for CAN Transceiver**

#### 10.2.1 Design Requirements

To design with this device, use the parameters listed in [Table 4](#).

**Table 4. Design Parameters**

PARAMETER	VALUE
Input voltage	3 V to 5.5 V
Decoupling capacitor between $V_{CC}$ and GND1	0.1 $\mu$ F to 10 $\mu$ F
Decoupling capacitor between $V_{ISO}$ and GND2	0.1 $\mu$ F to 10 $\mu$ F

Because of very-high current flowing through the ISOW7821  $V_{CC}$  and  $V_{ISO}$  supplies, higher decoupling capacitors typically provide better noise and ripple performance. Although a 10- $\mu\text{F}$  capacitor is adequate, higher decoupling capacitors (such as 47  $\mu\text{F}$ ) on both the  $V_{CC}$  and  $V_{ISO}$  pins to the respective grounds are strongly recommended to achieve the best performance.

### 10.2.2 Detailed Design Procedure

The ISOW7821 device only requires external bypass capacitors to operate. These low-ESR ceramic bypass capacitors must be placed as close to the chip pads as possible.




Figure 31. Typical Circuit Hook-Up

The  $V_{CC}$  power-supply input provides power to isolated data channels and to the isolated DC-DC converter. Use Equation 1 to calculate the total power budget on the primary side.


$$I_{CC} = (V_{ISO} \times I_{ISO}) / (\eta \times V_{CC}) + I_{inpx}$$

where

- $I_{CC}$  is the total current required by the primary supply.
- $V_{ISO}$  is the isolated supply voltage.
- $I_{ISO}$  is the external load on the isolated supply voltage.
- $\eta$  is the efficiency.
- $V_{CC}$  is the supply voltage.
- $I_{inpx}$  is the total current drawn for the isolated data channels and power converter when data channels are toggling at a specific data rate. This data is shown in the *Electrical Characteristics—5-V Input, 5-V Output* table.

(1)

### 10.2.3 Application Curve



$$V_{CC} = 3.3 \text{ V}$$

$$I_{ISO} = 70 \text{ mA}$$

Input current spike is because of charging the input supply decoupling capacitor

**Figure 32. Soft-Start Waveform**

## 11 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, adequate decoupling capacitors must be located as close to supply pins as possible. The input supply must have an appropriate current rating to support output load and switching at the maximum data rate required by the end application. For more information, refer to the [Detailed Design Procedure](#) section.

## 12 Layout

### 12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low-EMI PCB design (see [Figure 33](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- Keep decoupling capacitors as close as possible to the V<sub>CC</sub> and V<sub>ISO</sub> pins.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

Because the device has no thermal pad to dissipate heat, the device dissipates heat through the respective GND pins. Ensure that enough copper is present on both GND pins to prevent the internal junction temperature of the device from rising to unacceptable levels.


The ISOW7821 integrated signal and power isolation device simplifies system design and reduces board area. The use of low-inductance micro-transformers in the ISOW7821 device necessitates the use of high frequency switching, resulting in higher radiated emissions compared to discrete solutions. The ISOW7821 device uses on-chip circuit techniques to reduce emissions compared to competing solutions. For further reduction in radiated emissions at system level, refer to the [Low-Emission Designs With ISOW7841 Integrated Signal and Power Isolator application report](#).

#### 12.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

## 12.2 Layout Example

Solid supply islands reduce inductance because large peak currents flow into the  $V_{CC}$  pin



Solid ground islands help dissipate heat through PCB

**Figure 33. Layout Example**

## 13 Device and Documentation Support

### 13.1 Device Support

### 13.2 Documentation Support

#### 13.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Digital Isolator Design Guide](#)
- Texas Instruments, [Isolation Glossary](#)
- Texas Instruments, [ISOW784x Quad-Channel Digital Isolator With Integrated DC-DC Converter Evaluation Module user's guide](#)

### 13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 13.5 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.7 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISOW7821DWE	ACTIVE	SOIC	DWE	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7821	<a href="#">Samples</a>
ISOW7821DWER	ACTIVE	SOIC	DWE	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7821	<a href="#">Samples</a>
ISOW7821FDWE	ACTIVE	SOIC	DWE	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7821F	<a href="#">Samples</a>
ISOW7821FDWER	ACTIVE	SOIC	DWE	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	ISOW7821F	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



---

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISOW7821DWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISOW7821FDWER	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISOW7821DWER	SOIC	DWE	16	2000	367.0	367.0	38.0
ISOW7821FDWER	SOIC	DWE	16	2000	367.0	367.0	38.0




# EXAMPLE BOARD LAYOUT


DWE0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:4X



SOLDER MASK DETAILS

4223098/A 07/2016

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DWE0016A

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.