











ISO7840, ISO7840F

SLLSEN2B - JULY 2015 - REVISED APRIL 2016

# ISO7840x High-Performance, 8000-V<sub>PK</sub> Reinforced Quad-Channel Digital Isolator

### **Features**

- Signaling Rate: Up to 100 Mbps
- Wide Supply Range: 2.25 V to 5.5 V
- 2.25-V to 5.5-V Level Translation
- Wide Temperature Range: -55°C to +125°C
- Low-Power Consumption, Typical 1.7 mA per Channel at 1 Mbps
- Low Propagation Delay: 11 ns Typical (5-V Supplies)
- Industry leading CMTI (Min): ±100 kV/µs
- Robust Electromagnetic Compatibility (EMC)
- System-Level ESD, EFT, and Surge Immunity
- Low Emissions
- Isolation Barrier Life: >40 Years
- Wide Body SOIC-16 Package and Extra-Wide Body SOIC-16 Package Options
- Safety and Regulatory Approvals:
  - 8000-V<sub>PK</sub> Reinforced Isolation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
  - 5.7-kV<sub>RMS</sub> Isolation for 1 Minute per UL 1577
  - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1 End Equipment Standards
  - CQC Certification per GB4943.1-2011
  - TUV Certification per EN 61010-1 and EN
  - All DW Package Certifications Complete; DWW Package Certifications Complete per UL, VDE, TUV and Planned for CSA and CQC

# 2 Applications

- **Industrial Automation**
- Motor Control
- **Power Supplies**
- Solar Inverters
- Medical Equipment
- Hybrid Electric Vehicles

### 3 Description

The ISO7840x device is a high-performance, quadchannel digital isolator with a 8000-V<sub>PK</sub> isolation device has reinforced isolation certifications according to VDE, CSA, CQC, and TUV. The isolator provides high electromagnetic immunity and low emissions at low-power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by a silicon-dioxide (SiO<sub>2</sub>) insulation barrier.

This device comes with enable pins that can be used to put the respective outputs in high impedance for multi-master driving applications and to reduce power consumption. The ISO7840 device has four forward and zero reverse-direction channels. If the input power or signal is lost, the default output is high for the ISO7840 device and low for the ISO7840F device. See the Device Functional Modes section for further details.

Used in conjunction with isolated power supplies, this device helps prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. innovative Through chip design and layout techniques, electromagnetic compatibility of the ISO7840 device has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance.


The ISO7840 device is available in 16-pin SOIC wide-body (DW) and extra-wide body (DWW) packages.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
ISO7840	DW (16)	10.30 mm × 7.50 mm	
ISO7840F	DWW (16)	10.30 mm × 14.0 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic



V<sub>CCI</sub> and GNDI are supply and ground connections respectively for the input channels.

V<sub>CCO</sub> and GNDO are supply and ground connections respectively for the output channels.



# **Table of Contents**

Features 1	7	Parameter Measurement Information	13
Applications 1	8	Detailed Description	15
		8.1 Overview	
•		8.2 Functional Block Diagram	15
•		8.3 Feature Description	16
_		8.4 Device Functional Modes	20
•	9	Application and Implementation	21
Ğ		• •	
3-			
	10		
	11		
·	• • •		
11.7		· · · · · · · · · · · · · · · · · · ·	
	12		
1. 7	12		
		•••	
,			
,		•	
11,7		ğ	
	40	•	20
0.13 Typical Characteristics	13		25
	Features         1           Applications         1           Description         1           Revision History         2           Pin Configuration and Functions         4           Specifications         5           6.1 Absolute Maximum Ratings         5           6.2 ESD Ratings         5           6.3 Recommended Operating Conditions         5           6.4 Thermal Information         6           6.5 Power Dissipation Characteristics         6           6.6 Electrical Characteristics—5-V Supply         7           6.7 Supply Characteristics—5-V Supply         7           6.8 Electrical Characteristics—3.3-V Supply         8           6.9 Supply Current Characteristics—3.3-V Supply         8           6.10 Electrical Characteristics—2.5-V Supply         9           6.11 Supply Current Characteristics—2.5-V Supply         9           6.12 Switching Characteristics—5-V Supply         10           6.13 Switching Characteristics—3.3-V Supply         10           6.14 Switching Characteristics—2.5-V Supply         11           6.15 Typical Characteristics         2.5-V Supply         11	Applications         1         8           Description         1         Revision History         2           Pin Configuration and Functions         4         4           Specifications         5         6.1         Absolute Maximum Ratings         5         6           6.1 Absolute Maximum Ratings         5         6         6         2         ESD Ratings         5           6.2 ESD Ratings         5         5         6         3         Recommended Operating Conditions         5           6.3 Recommended Operating Conditions         5         6         10           6.5 Power Dissipation Characteristics         6         11           6.6 Electrical Characteristics—5-V Supply         7           6.7 Supply Characteristics—5-V Supply         7           6.8 Electrical Characteristics—3.3-V Supply         8           6.10 Electrical Characteristics—2.5-V Supply         9           6.11 Supply Current Characteristics—2.5-V Supply         9           6.12 Switching Characteristics—5-V Supply         10           6.13 Switching Characteristics—3.3-V Supply         10           6.14 Switching Characteristics—2.5-V Supply         11	Applications 1 8 Detailed Description

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision A (March 2016) to Revision B	Page
•	Added Features 2.25 V to 5.5 V Level Translation	·
•	Changed the number of years for the isolation barrier life in the Features section	······································
•	VDE certification is now complete	
•	Changed V <sub>CCO</sub> to V <sub>CCI</sub> for the minimum value of the input threshold voltage hysteresis parameter in all electrical characteristics tables	
•	Added V <sub>CM</sub> to the test condition of the common-mode transient immunity parameter in all electrical characteristics to	ables
•	Added the lifetime projection graphs for DW and DWW packages to the Safety Limiting Values section	1 <sup>-</sup>

Cr	nanges from Original (July 2015) to Revision A	Page
•	Changed Features From: Industry leading CMTI To: Industry leading CMTI (MIN)	1
•	Changed the Safety and Regulatory Approvals list of Features	1
•	Added Features "TUV Certification per EN 61010-1 and EN 60950-1"	1
•	Changed text in the first paragraph of the <i>Description</i> From: "certifications according to VDE, CSA, and CQC". To: "certifications according to VDE, CSA, CQC, and TUV."	1
•	Added the DWW pinout image	4
•	Added the DWW package to the <i>Thermal Information</i>	
•	Changed the Supply Current section of <i>Electrical Characteristics—5-V Supply</i>	<mark>7</mark>
•	Changed the Supply Current section of <i>Electrical Characteristics—5-V Supply</i>	8
•	Changed the Supply Current section of Electrical Characteristics—2.5-V Supply	
•	Changed Table 2, added the 16-DWW Package information	
•	Added Note: "This coupler" to the High Voltage Feature Description section	16

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



# SLLSEN2B –JULY 2015–REVISED APRIL 2016




#### www.ti.com

•	Added the DWW package information, added "Climatic category", and deleted Note 1 in Table 3	17
•	Added Note 1 to Table 3	17
•	Changed Table 4	18
•	Added the TUV and DWW package information to the <i>Regulatory Information</i> section and Table 5. Deleted Note 1 in Table 5.	18
•	Changed Figure 17	20

# 5 Pin Configuration and Functions

### DW and DWW Packages 16-Pin SOIC Top View



#### **Pin Functions**

PIN		1/0	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
EN2	10	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.		
GND1	2		Cround connection for V		
GNDT	8		Ground connection for V <sub>CC1</sub>		
GND2	9		Cround connection for V		
GND2	15		Ground connection for V <sub>CC2</sub>		
INA	3	1	nput, channel A		
INB	4	1	Input, channel B		
INC	5	1	Input, channel C		
IND	6	1	Input, channel D		
NC	7	_	Not connected		
OUTA	14	0	Output, channel A		
OUTB	13	0	Output, channel B		
OUTC	12	0	Output, channel C		
OUTD	11	0	Output, channel D		
V <sub>CC1</sub>	1	_	Power supply, V <sub>CC1</sub>		
V <sub>CC2</sub>	16	_	Power supply, V <sub>CC2</sub>		

Submit Documentation Feedback



### 6 Specifications

### Absolute Maximum Ratings

See (1)

			MIN	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage	ge <sup>(2)</sup>	-0.5	6	V
		INx	-0.5	$V_{CCX} + 0.5^{(3)}$	
	Voltage	OUTx	-0.5	$V_{CCX} + 0.5^{(3)}$	V
		EN2	-0.5	$V_{CCX} + 0.5^{(3)}$	
Io	Output curre	nt	-15	15	mA
	Surge immu	nity		12.8	kV
T <sub>stg</sub>	Storage tem	perature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±6000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
$V_{CC1}$ , $V_{CC2}$	Supply voltage		2.25		5.5	V
		V <sub>CCO</sub> <sup>(1)</sup> = 5 V	-4			
I <sub>OH</sub>	High-level output current	$V_{CCO}^{(1)} = 3.3 \text{ V}$	-2			mA
		$V_{CCO}^{(1)} = 2.5 \text{ V}$	-1			
		V <sub>CCO</sub> <sup>(1)</sup> = 5 V			4	
I <sub>OL</sub>	Low-level output current	$V_{CCO}^{(1)} = 3.3 \text{ V}$			2	mA
		$V_{CCO}^{(1)} = 2.5 \text{ V}$			1	
$V_{IH}$	High-level input voltage		$0.7 \times V_{CCI}^{(1)}$		V <sub>CCI</sub> <sup>(1)</sup>	V
$V_{IL}$	Low-level input voltage		0		$0.3 \times V_{CCI}^{(1)}$	V
DR	Signaling rate		0		100	Mbps
T <sub>J</sub>	Junction temperature <sup>(2)</sup>		-55		150	°C
T <sub>A</sub>	Ambient temperature		-55	25	125	°C

All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

Maximum voltage must not exceed 6 V

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

 $<sup>\</sup>label{eq:VCC} V_{CCI} = Input\text{-side } V_{CC}; \ V_{CCO} = Output\text{-side } V_{CC}.$  To maintain the recommended operating conditions for  $T_J$ , see *Thermal Information*.



### 6.4 Thermal Information

		ISO		
	THERMAL METRIC <sup>(1)</sup>		DWW (SOIC)	UNIT
			16 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	78.9	78.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	41.6	41.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.6	49.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	15.5	15.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	43.1	48.8	°C/W
R <sub>0</sub> JC(bottom)	Junction-to-case(bottom) thermal resistance	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

# 6.5 Power Dissipation Characteristics

			VALUE	UNIT
$P_{D}$	Maximum power dissipation by ISO7840x	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C},$ $C_L = 15 \text{ pF, input a 50 MHz 50% duty cycle}$	200	
P <sub>D1</sub>	Maximum power dissipation by side-1 of ISO7840x		40	mW
P <sub>D2</sub>	Maximum power dissipation by side-2 of ISO7840x	square wave	160	

Product Folder Links: ISO7840 ISO7840F

Submit Documentation Feedback



## 6.6 Electrical Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = -4 mA; see Figure 7	$V_{CCO} - 0.4$	$V_{CCO} - 0.2$		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 4 mA; see Figure 7		0.2	0.4	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>			٧
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> at INx or EN2			10	μΑ
$I_{\rm IL}$	Low-level input current	V <sub>IL</sub> = 0 V at INx or EN2	-10			μΑ
CMTI	Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V, $V_{CM} = 1500$ V; see Figure 10	100			kV/μs

## 6.7 Supply Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TE	ST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
			V (ISO7840F), V <sub>I</sub> =	I <sub>CC1</sub>		1.3	2	mΛ
	Disable	V <sub>CCI</sub> <sup>(1)</sup> (ISO7840)		I <sub>CC2</sub>		0.4	0.6	ША
	Disable	$EN2 = 0 \text{ V}, \text{ V}_{I} = \text{V}_{0}$	<sub>CCI</sub> (ISO7840F), V <sub>I</sub> = 0	I <sub>CC1</sub>		6	8.5	mΛ
		V (ISO7840) EN2	= 0 V	I <sub>CC2</sub>		0.4	0.6	ША
		V <sub>I</sub> = 0 V (ISO7840	F), $V_I = V_{CCI}$	I <sub>CC1</sub>		1.3	2 mA	mΔ
	DC signal	(ISO7840)		I <sub>CC2</sub>		2.2	3.1	ША
	DC signal	V <sub>I</sub> = V <sub>CCI</sub> (ISO7840	I <sub>CC1</sub>		5.9	8.6	mA mA mA mA mA mA mA mA mA	
Supply current		(ISO7840)		I <sub>CC2</sub>		2.5	3.3	ША
Supply current		1 Mbps		I <sub>CC1</sub>		3.6	5.3	mΔ
		1 MDPS		I <sub>CC2</sub>		2.6	3.7	ША
		10 Mbps		I <sub>CC1</sub>		3.8	5.4	mΔ
	All channels switching with square wave clock input;	10 Mibbs	I <sub>CC2</sub>		4.5	5.9	ША	
	$C_L = 15 \text{ pF}$		DW package	I <sub>CC1</sub>		5.1	5.9	mΔ
		100 Mbps	' '	I <sub>CC2</sub>		23.8	27.4	шА
		100 Mbps	DWW package	I <sub>CC1</sub>		5.1	5.9	A
			Divivi package	I <sub>CC2</sub>		23.8	28.5	шд

<sup>(1)</sup>  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .



# 6.8 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = −2 mA; see Figure 7	V <sub>CCO</sub> - 0.4	$V_{CCO} - 0.2$		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 2 mA; see Figure 7		0.2	0.4	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>			V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> at INx or EN2			10	μΑ
$I_{\rm IL}$	Low-level input current	V <sub>IL</sub> = 0 V at INx or EN2	-10			μΑ
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CCI</sub> or 0 V, V <sub>CM</sub> = 1500 V; see Figure 10	100	·		kV/μs

## 6.9 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TES	T CONDITIONS	SUPPLY CURRENT	MIN TYP	MAX	UNIT
		EN2 = 0 V, V <sub>I</sub> = 0 V (ISO7840F), V <sub>I</sub> =	I <sub>CC1</sub>	1.3	2	mΛ
	Disable	V <sub>CCI</sub> <sup>(1)</sup> (ISO7840)	I <sub>CC2</sub>	0.4	0.6	IIIA
	Disable	EN2 = 0 V, V <sub>I</sub> = V <sub>CCI</sub> <sup>(1)</sup> (ISO7840F), V <sub>I</sub>	I <sub>CC1</sub>	6	8.5	mΛ
		= 0 V (ISO7840)	I <sub>CC2</sub>	0.4	0.6	IIIA
		$V_{I} = 0 \text{ V (ISO7840F)}, V_{I} = V_{CCI}^{(1)}$	I <sub>CC1</sub>	1.3	2	mA mA mA mA mA
	DC signal	(ISO7840)	I <sub>CC2</sub>	2.2	3	IIIA
Supply ourront	DC signal	$V_{I} = V_{CCI}^{(1)}$ (ISO7840F), $V_{I} = 0 \text{ V}$	I <sub>CC1</sub>	5.9	8.6	mΛ
Supply current		(ISO7840)	I <sub>CC2</sub>	2.4	3.3	IIIA
		1 Mbps	I <sub>CC1</sub>	3.6	5.3	A
		1 Mbps	I <sub>CC2</sub>	2.5	3.6	mA
	All channels switching with	10 Mbps	I <sub>CC1</sub>	3.7	5.3	A
	square wave clock input; C <sub>1</sub> = 15 pF	10 Mbps	I <sub>CC2</sub>	3.9	5.1	IIIA
		100 Mbna	I <sub>CC1</sub>	4.5	5.8	
		100 Mbps	I <sub>CC2</sub>	17.7	20.6	mA

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ ;  $V_{CCO} = Output\text{-side } V_{CC}$ .

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



# 6.10 Electrical Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = -1 mA; see Figure 7	V <sub>CCO</sub> - 0.4	$V_{CCO} - 0.2$		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 1 mA; see Figure 7		0.2	0.4	V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>			٧
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> at INx or EN2			10	μA
$I_{\rm IL}$	Low-level input current	V <sub>IL</sub> = 0 V at INx or EN2	-10			μA
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CCI</sub> or 0 V, V <sub>CM</sub> = 1500 V; see Figure 10	100	·		kV/µs

## 6.11 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TE	EST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
	Disable	$EN2 = 0 \text{ V}, \text{ V}_L = 0 \text{ V}$ (Devices with suffix	I <sub>CC1</sub>		1.3	2	mA
		F), $V_I = V_{CCI}^{(1)}$ (Devices without suffix F)	I <sub>CC2</sub>		0.4	0.6	ША
		$EN2 = 0 \text{ V}, \text{ V}_{I} = \text{V}_{CCI}^{(1)}$ (Devices with	I <sub>CC1</sub>		6	8.5	_
		suffix F), $V_I = 0$ V (Devices without suffix F)	I <sub>CC2</sub>		0.4	0.6	6 mA 6 mA 6 mA 6 mA 6 mA 6 mA
		$V_I = 0.V$ (Devices with suffix F), $V_I =$	I <sub>CC1</sub>		1.3	2	A
	DC aignal	V <sub>CCI</sub> <sup>(1)</sup> (Devices without suffix F)	I <sub>CC2</sub>		2.2	3	mA
Supply current	DC signal	$V_I = V_{CCI}^{(1)}$ (Devices with suffix F), $V_I =$	I <sub>CC1</sub>		5.9	8.6	mΛ
Cupply culton		0 V (Devices without suffix F)	I <sub>CC2</sub>		2.4	3.3	MA
		1 Mbno	I <sub>CC1</sub>		3.6	5.3	A
	All channels switching	1 Mbps	I <sub>CC2</sub>		2.5	3.5	MA
	All channels switching with square wave clock	10 Mbps	I <sub>CC1</sub>		3.7	5.3	A
	input;	10 Mbps	I <sub>CC2</sub>		3.5	4.7	mA
	C <sub>L</sub> = 15 pF	100 Mbps	I <sub>CC1</sub>	·	4.4	5.7	A
		100 Mbps	I <sub>CC2</sub>		13.9	16.4	mA

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ ;  $V_{CCO} = Output\text{-side } V_{CC}$ .

Copyright © 2015–2016, Texas Instruments Incorporated

Product Folder Links: ISO7840 ISO7840F



### 6.12 Switching Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Co. 5:	6	11	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 7		0.55	4.1	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same-direction channels			2.5	ns
t <sub>sk(pp)</sub>	Part-to-part skew time <sup>(3)</sup>				4.5	ns
t <sub>r</sub>	Output signal rise time	Con Figure 7		1.7	3.9	ns
t <sub>f</sub>	Output signal fall time	See Figure 7		1.9	3.9	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			12	20	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			12	20	ns
	Enable propagation delay, high impedance-to-high output for ISO7840	One Figure 0		10	20	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO7840F	See Figure 8		2	2.5	μs
	Enable propagation delay, high impedance-to-low output for ISO7840			2	2.5	μs
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO7840F			10	20	ns
t <sub>fs</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 9		0.2	9	μs
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.90		ns

<sup>(1)</sup> Also known as pulse skew.

### 6.13 Switching Characteristics—3.3-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 3.3 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH},t_{PHL}$	Propagation delay time	Coo Figure 7	6	10.8	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 7		0.7	4.2	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same-direction channels			2.2	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.5	ns
t <sub>r</sub>	Output signal rise time	Coo Figure 7		0.8	3	ns
t <sub>f</sub>	Output signal fall time	See Figure 7		0.8	3	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			17	32	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			17	32	ns
	Enable propagation delay, high impedance-to-high output for ISO7840	See Figure 0		17	32	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO7840F	See Figure 8		2	2.5	μs
	Enable propagation delay, high impedance-to-low output for ISO7840			2	2.5	μs
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO7840F			17	32	ns
t <sub>fs</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 9		0.2	9	μs
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.91		ns

<sup>1)</sup> Also known as Pulse Skew.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



## 6.14 Switching Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Coo Figure 7	7.5	11.7	17.5	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 7		0.66	4.2	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same-direction Channels			2.2	ns
t <sub>sk(pp)</sub>	Part-to-part skew time <sup>(3)</sup>				4.5	ns
t <sub>r</sub>	Output signal rise time	Coo Figure 7		1	3.5	ns
t <sub>f</sub>	Output signal fall time	See Figure 7		1.2	3.5	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			22	45	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			22	45	ns
	Enable propagation delay, high impedance-to-high output for ISO7840	Con Figure 0		18	45	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO7840F	See Figure 8	2 2.5	μs		
	Enable propagation delay, high impedance-to-low output for ISO7840			2	2.5	μs
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO7840F			18	45	ns
t <sub>fs</sub>	Default output delay time from input power loss	Measured from the time $V_{\text{CC}}$ goes below 1.7 V. See Figure 9		0.2	9	μs
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.91		ns


<sup>(1)</sup> Also known as pulse skew.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



### 6.15 Typical Characteristics




Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated




### 7 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ . At the input, 50  $\Omega$  resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 7. Switching Characteristics Test Circuit and Voltage Waveforms



Copyright © 2016, Texas Instruments Incorporated


- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  10 kHz, 50% duty cycle,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 8. Enable/Disable Propagation Delay Time Test Circuit and Waveform

Submit Documentation Feedback




## **Parameter Measurement Information (continued)**



A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 9. Default Output Delay Time Test Circuit and Voltage Waveforms



Copyright © 2016, Texas Instruments Incorporated

A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 10. Common-Mode Transient Immunity Test Circuit

Submit Documentation Feedback




### 8 Detailed Description

#### 8.1 Overview

The ISO7840 device uses an ON-OFF Keying (OOK) modulation scheme to transmit the digital data across a silicon-dioxide based isolation barrier. The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the EN pin is low then the output goes to high impedance. The ISO7840 device also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions because of the high-frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 11, shows a functional block diagram of a typical channel.

#### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 11. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 12 shows a conceptual detail of how the ON-OFF keying scheme works.




Figure 12. On-Off Keying (OOK) Based Modulation Scheme

Copyright © 2015–2016, Texas Instruments Incorporated



### 8.3 Feature Description

Table 1 lists the device features.

#### **Table 1. Device Features**

PART NUMBER	CHANNEL DIRECTION	RATED ISOLATION	MAXIMUM DATA RATE	DEFAULT OUTPUT	
ISO7840	4 Forward,	5700 V <sub>RMS</sub> / 8000 V <sub>PK</sub> <sup>(1)</sup>	100 Mbps	Lliah	
1307640	0 Reverse	3700 VRMS / 6000 VPK V	100 Mpps	High	
10070405	4 Forward,	5700 V	100 Mbno	Low	
ISO7840F	0 Reverse	5700 V <sub>RMS</sub> / 8000 V <sub>PK</sub> <sup>(1)</sup>	100 Mbps	Low	

<sup>(1)</sup> See Regulatory Information for detailed isolation ratings.

#### 8.3.1 High Voltage Feature Description

#### **NOTE**

This coupler is suitable for 'safe electrical insulation' only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

Table 2. Package Insulation and Safety-Related Specifications over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
CLR	External clearance	Shortest terminal-to-terminal distance	16-DW Package	8			
CLK	External clearance	through air	16-DWW Package	14.5			mm
CDC.	External excepans	Shortest terminal-to-terminal distance	16-DW Package	8			
CPG	External creepage	across the package surface	16-DWW Package	14.5		mm	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 6011	12; UL 746A	600			V
В	Isolation resistance, input to	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C		10 <sup>12</sup>			Ω
R <sub>IO</sub>	output <sup>(1)</sup>	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le \text{max}$		10 <sup>11</sup>			Ω
C <sub>IO</sub>	Barrier capacitance, input to output (1)	$V_{IO} = 0.4 \times \sin(2\pi ft)$ , f = 1 MHz			2		pF
C <sub>I</sub>	Input capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$ , f = 1 MHz,	$V_{CC} = 5 V$		2		pF

<sup>(1)</sup> All pins on each side of the barrier tied together creating a two-terminal device.

#### NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.

Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.


<sup>(2)</sup> Measured from input pin to ground.



**Table 3. Insulation Characteristics** 

		TEST SOURITIONS	SPECIF	ICATION	
	PARAMETER	TEST CONDITIONS	DW	DWW	UNIT
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>21	>21	μm
V	Maximum rated working isolation	Time dependent dielectric breakdown (TDDB) Test, see	1500	2000	$V_{RMS}$
V <sub>IOWM</sub>	voltage	Figure 13 and Figure 14	2121	2828	$V_{DC}$
DIN V	VDE V 0884-10 (VDE V 0884-10):200	06-12			
V <sub>IOTM</sub>	Maximum rated transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> t = 60 sec (qualification) t= 1 sec (100% production)	8000	8000	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage for reinforced insulation	Test method per IEC 60065, 1.2/50 $\mu$ s waveform, $V_{TEST} = 1.6 \times V_{IOSM} = 12800 \ V_{PK}^{(1)}$ (qualification)	8000	8000	V <sub>PK</sub>
$V_{IORM}$	Maximum rated repetitive peak isolation voltage		2121	2828	$V_{PK}$
	Input-to-output test voltage	Method a, After Input/Output safety test subgroup 2/3, $V_{PR} = V_{IORM} \times 1.2$ , $t = 10 \text{ s}$ , Partial discharge < 5 pC	2545	3394	
V <sub>PR</sub>		Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$ , $t = 10 \text{ s}$ , Partial Discharge $< 5 \text{ pC}$	3394	4525	V <sub>PK</sub>
		Method b1, V <sub>PR</sub> = V <sub>IORM</sub> × 1.875, t = 1 s (100% Production test) Partial discharge < 5 pC	3977	5303	
R <sub>S</sub>	Isolation resistance	$V_{IO}$ = 500 V at $T_S$	>10 <sup>9</sup>	>10 <sup>9</sup>	Ω
	Pollution degree		2	2	
	Climatic category		55/125/21	55/125/21	
UL 157	7				
V <sub>ISO</sub>	Maximum withstanding isolation voltage	$\begin{array}{l} V_{TEST} = V_{ISO} = 5700 \ V_{RMS},  t = 60 \ sec \ (qualification), \\ V_{TEST} = 1.2 \times V_{ISO} = 6840 \ V_{RMS},  t = 1 \ sec \ (100\% \\ production) \end{array}$	5700	5700	V <sub>RMS</sub>

(1) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.






Figure 14. Reinforced Isolation Capacitor Life Time Projection for Devices in DWW Package



### Table 4. IEC 60664-1 Ratings Table

PARA	METER	TEST CONDITIONS	SPECIFICATION
Material group			1
	DW pookogo	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I–IV
Overvoltage category / Installation classification	DW package	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I–III
motaliation olassinoation	DWW package	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I–IV

## 8.3.1.1 Regulatory Information

Certifications for the DW package are complete. DWW package certifications are complete for UL, VDE and TUV and planned for CSA and CQC.

**Table 5. Regulatory Information** 

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 60950-1 (VDE 0805 Teil 1):2011-01	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A11:2009/A1:2010/ A12:2011/A2:2013
Reinforced insulation Maximum transient isolation voltage, 8000 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 2121 V <sub>PK</sub> (DW), 2828 V <sub>PK</sub> (DWW); Maximum surge isolation voltage, 8000 V <sub>PK</sub>	Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed., 800 V <sub>RMS</sub> (DW package) and 1450 V <sub>RMS</sub> (DWW package) max working voltage (pollution degree 2, material group I);  2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V <sub>RMS</sub> (354 V <sub>PK</sub> ) max working voltage (DW package)	Single protection, 5700 V <sub>RMS</sub>	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V <sub>RMS</sub> maximum working voltage	5700 V <sub>RMS</sub> Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 V <sub>RMS</sub> (DW package) and 1000 V <sub>RMS</sub> (DWW package)  5700 V <sub>RMS</sub> Reinforced insulation per EN 60950-1:2006/A11:2009/A1:2010/A12:2011/A2:2013 up to working voltage of 800 V <sub>RMS</sub> (DW package) and 1450 V <sub>RMS</sub> (DWW package)
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121716	Client ID number: 77311

Product Folder Links: ISO7840 ISO7840F

ubinit Documentation Feedback




#### 8.3.1.2 Safety Limiting Values


Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

**Table 6. Safety Limiting Values** 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety input, output, or supply current	$R_{\theta JA} = 78.9$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C			288	
		$R_{\theta JA} = 78.9$ °C/W, $V_I = 3.6$ V, $T_J = 150$ °C, $T_A = 25$ °C			440	mA
		$R_{\theta JA} = 78.9^{\circ}C/W, V_I = 2.75 \text{ V}, T_J = 150^{\circ}C, T_A = 25^{\circ}C$			576	
Ps	Safety input, output, or total power	R <sub>θJA</sub> = 78.9°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			1584	mW
T <sub>S</sub>	Maximum safety temperature				150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a High-K test board for leaded surface mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.








Figure 16. Thermal Derating Curve for Safety Limiting Power per VDE



#### 8.4 Device Functional Modes


Table 7 lists the ISO7840 functional modes.

#### Table 7. Function Table (1)

V <sub>CCI</sub>	V <sub>cco</sub>	INPUT (INx) <sup>(2)</sup>	OUTPUT ENABLE (EN2)	OUTPUT (OUTx)	COMMENTS						
		Н	H or open	Н	Normal Operation:						
PU	PU	L	H or open	L	A channel output assumes the logic state of its input.						
		Open	H or open	Default	Default mode: When INx is open, the corresponding channel output goes to its default logic state. Default= High for ISO7840 and Low for ISO7840F.						
Х	PU	Х	L	Z	A low value of Output Enable causes the outputs to be high-impedance						
PD	PU	Х	H or open	Default	Default mode: When $V_{\rm CCl}$ is unpowered, a channel output assumes the logic state based on the selected default option. Default= High for ISO7840 and Low for ISO7840F. When $V_{\rm CCl}$ transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When $V_{\rm CCl}$ transitions from powered-up to unpowered, channel output assumes the selected default state.						
Х	PD	Х	Х	Undetermined	When $V_{\rm CCO}$ is unpowered, a channel output is undetermined $^{(3)}$ . When $V_{\rm CCO}$ transitions from unpowered to powered-up, a channel output assumes the logic state of its input						

- $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ ; PU = Powered up ( $V_{CC} \ge 2.25$  V); PD = Powered down ( $V_{CC} \le 1.7$  V); X = Irrelevant; H = High level; L = Low level; Z = High Impedance
- A strongly driven input signal can weakly power the floating  $V_{CC}$  through an internal protection diode and cause undetermined output. The outputs are in undetermined state when 1.7 V <  $V_{CCI}$ ,  $V_{CCO}$  < 2.25 V.

#### 8.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 17. Device I/O Schematics

Submit Documentation Feedback



# 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The ISO7840 device is a high-performance, quad-channel digital isolator with a  $5.7\text{-kV}_{RMS}$  isolation voltage. The device comes with enable pins on each side that can be used to put the respective outputs in high impedance for multi-master driving applications and reduce power consumption. The ISO7840 device uses single-ended CMOS-logic switching technology. The supply voltage range is from 2.25 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 18. Isolated Data Acquisition System for Process Control



### Typical Application (continued)

#### 9.2.1 Design Requirements

For this design example, use the parameters shown in Table 8.

**Table 8. Design Parameters** 

PARAMETER	VALUE
Supply voltage	2.25 to 5.5 V
Decoupling capacitor between V <sub>CC1</sub> and GND1	0.1 μF
Decoupling capacitor from V <sub>CC2</sub> and GND2	0.1 μF

#### 9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO7840 device only requires two external bypass capacitors to operate.




Figure 19. Typical ISO7840 Circuit Hook-Up

#### 9.2.2.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge, and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7840 device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

Submit Documentation Feedback

Copyright © 2015-2016, Texas Instruments Incorporated



#### 9.2.3 Application Curve

The typical eye diagram of the ISO7840 device indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.




Figure 20. Eye Diagram at 100 Mbps PRBS, 5 V and 25°C

# 10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1- $\mu$ F bypass capacitor is recommended at input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas InstrumentsSN6501. For such applications, detailed power supply design and transformer selection recommendations are available in the SN6501 data sheet (SLLSEA0).



## 11 Layout

#### 11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 21). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see the application note, Digital Isolator Design Guide (SLLA284).

#### 11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

#### 11.2 Layout Example




Figure 21. Layout Example Schematic

4 Submit Documentation Feedback



## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- ADS1234 24-Bit Analog-to-Digital Converter For Bridge Sensors, SBAS350
- Digital Isolator Design Guide, SLLA284
- Isolation Glossary, SLLA353
- MSP430G2x32, MSP430G2x02 Mixed Signal Microcontroller, SLAS723
- SN6501 Transformer Driver for Isolated Power Supplies, SLLSEA0

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 9. Related Links** 

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
ISO7840	Click here	Click here	Click here	Click here	Click here	
ISO7840F	Click here	Click here	Click here	Click here	Click here	

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.






### PACKAGE OUTLINE

### **DW0016B**

#### SOIC - 2.65 mm max height

SOIC



#### NOTES:


- All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MO-013, variation AA.



### **EXAMPLE BOARD LAYOUT**

## **DW0016B**

SOIC - 2.65 mm max height



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### **EXAMPLE STENCIL DESIGN**

# DW0016B

SOIC - 2.65 mm max height



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

  9. Board assembly site may have different recommendations for stencil design.




# **DWW0016A**



### PACKAGE OUTLINE

# SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 mm per side.
- 4. This dimension does not include interlead flash.




### **EXAMPLE BOARD LAYOUT**

## **DWW0016A**

# SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




### **EXAMPLE STENCIL DESIGN**

# **DWW0016A**

# SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.





12-Jul-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7840DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840	Samples
ISO7840DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840	Samples
ISO7840DWW	PREVIEW	SOIC	DWW	16	45	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840	
ISO7840DWWR	PREVIEW	SOIC	DWW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840	
ISO7840FDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F	Samples
ISO7840FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F	Samples
ISO7840FDWW	PREVIEW	SOIC	DWW	16	45	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F	
ISO7840FDWWR	PREVIEW	SOIC	DWW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

12-Jul-2016

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-Apr-2016

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7840DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7840FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 13-Apr-2016



#### \*All dimensions are nominal

Device	Package Type	ge Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)	
ISO7840DWR	SOIC	DW	16	2000	367.0	367.0	38.0	
ISO7840FDWR	SOIC	DW	16	2000	367.0	367.0	38.0	

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity