

120 W 24 V 3.5 A 12 V 3 A SMPS demonstrator with IDP2308

Order code: DEMO-IDP2308-120W

About this document

Scope and purpose

This document describes the 120 W 24 V 3.5 A 12 V 3 A 85 V_{AC} ~ 265 V_{AC} input off-line PFC - LLC converter demoboard featuring Infineon's digital PFC-LLC combi controller IDP2308 and MOSFETs IPD60R400CE and IPD60R1K5CE

Intended audience

This document is intended for users of the IDP2308 who wish to design a PFC plus LLC converter with a nonauxiliary power supply for LED TV SMPS applications.

Table of Contents

120 W 24 V 3.5 A 12 V 3 A SMPS demonstrator with IDP2308

Table of Contents

Abstract

1 Abstract

The demo board described in this document is a 120 W SMPS using a digital PFC-LLC combi controller (the IDP2308), which is the second generation of digital combi controller with a 16pin package developed by Infineon Technologies. TheIDP2308 is specially designed for switch mode power supplies used in TV power system applications.

The IDP2308 is a highly integrated multi-mode power factor correction (PFC) and half-bridge LLC (HB LLC) controller. Multi-mode operation of the PFC controller and zero voltage switching of the LLC MOSFETs can significantly increase the power conversion efficiency, especially light load efficiency, while the system costs are minimized by the integrated high-voltage start-up cell, regulator for the PFC converter, MOSFET drivers and internal communication between the PFC and LLC controllers. The auxiliary power supply can be eliminated by the integrated high-voltage start-up cell and advanced burst mode control. With an active X-CAP discharge function, low stand-by power consumption during burst mode is supported. A comprehensive set of built-in protection features can greatly enhance the system operation and safety. Up to 40 different parameters ensure flexibility during system design and achieve optimal performance. All of these features make the IDP2308 a very competitive AC-DC controller for PFC-HB LLC resonant converter.

DPAK power MOSFETs are used in this reference design. For LED TVs, a slim SMPS board is a desire and also a challenge due to the limitations of active and passive components. Compared to FullPAK MOSFETs which are used in conventional TV SMPS design, DPAK MOSFETs have the advantage of being thinner and also easier to assemble. In this reference design, two IPD60R400CE are used in parallel for the PFC stage, and two IPD60R1K5CE are used in the LLC stage.

Demonstrator board

2 Demonstrator board

This document contains a list of features, the power supply specification, schematic, bill of material and the transformer construction documentation. Typical operating characteristics such as performance curves and oscilloscope waveforms are shown at the end of the document.

Figure 1 DEMO-IDP2308-120W PFC+LLC converter (top view)

Figure 2 DEMO-IDP2308-120W PFC+LLC converter (bottom view)

Specifications of demonstrator board

3 Specifications of demonstrator board

Table 1 Specifications of DEMO-IDP2308-120W

Features of IDP2308

4 Features of IDP2308

Table 2 Features of IDP2308

Integrated 600 V start-up cell

Integrated floating driver for HB high-side MOSFET

Multi-mode operation of PFC

Integrated PIT regulator for PFC controller

Active X-CAP discharge function supports low stand-by power consumption

Comprehensive set of PFC/LLC protection features

Internal communication between PFC and LLC controller

Plenty of configurable parameters and failure protection modes

UART interface for communication and in-circuit configuration

Adaptive burst mode

Low ripple during standby

Parameter patching during DV/PV/production

Circuit description

5 Circuit description

5.1 Introduction

The circuit consists of two power stages; a front-end PFC pre-regulator and a half-bridge LLC resonant converter based on the IDP2308controller.

5.2 Mains input and rectification

The AC line input side comprises the input fuse F1 as an over current protection device. The X capacitors (CX1, CX2), chokes (LX1, LX2), and Y capacitors (CY1-CY3) form a mains filter to minimize the feedback of RFI into the main supply. An NTC thermistor (RT1) is placed in series with the input to limit the initial peak inrush current.

5.3 Multi-mode PFC converter

After the bridge rectifier, there is a boost type PFC converter consisting of Q3, Q4, D7, CE3 and CE4. Two CoolMOS™ IPD60R400CE are used as the power switch Q3 and Q4. Due to its low Rdson and low output capacitance, the MOSFET conduction and switching loss can be effectively reduced. Output capacitor CE3 and CE4 provides energy buffering to reduce the PFC output voltage ripple.

The PFC choke current is sensed by the external shunt resistors RCS2 and RCS4. The sense voltage is fed into the CS0 pin and compared to the internal voltage level for current limiting.

Multi-mode operation is implemented by the IDP2308. Based on constant on time control, it does not require a direct sine wave reference signal. At heavy loads, it is beneficial for the PFC to work in CrCM mode. However, with CrCM operation, the PFC switching frequency may increase to a quite a high value at light load, which leads to high switching losses. In this controller, the PFC can lower the switching frequency by adding an additional delay into each switching cycle through selecting further PFC MOSFET drain-source voltage valleys to achieve QR2, QR3 and up to QR10 operation. In this way, the switching frequency is limited between a minimum and maximum value.

The IDP2308 provides enhanced PFC output overvoltage protections with two different levels. Thus, it can effectively monitor and protect the PFC bus voltage against any overshoot in the case of the abrupt load or input voltage variations.

The IDP2308 provides a redundant PFC output overvoltage protection through the MFIO pin. During certain fault conditions, such as the resistance of the VS voltage divider low-side resistor being reduced by 30% after long term operation, the PFC bus voltage could exceed the limit of its output capacitor, leading to a serious failure. With the PFC redundant OVP feature, an independent bus voltage sensing path is used to protect against this type of failure in the PFC output.

The IDP2308 features VS pin open loop protection, which can effectively protect the whole system in the case of the VS pin external high side resistor becoming open circuit.

Brown-in and brown-out protections are provided with the integrated startup cell via the HV pin to avoid the system working at extremely low AC input.

In order to meet the increasingly stringent system safety requirements, the IDP2308 also features VS pin open circuit protection and VS pin short to adjacent pin protection.

In addition, the IDP2308 features long term continuous conduction mode protection, which can help to protect the whole system in the case of a shorted PFC bypass diode or heavy load condition.

Circuit description

5.4 Half-bridge LLC resonant converter

The second stage is a half bridge LLC resonant converter, operating with zero-voltage switching. The PFC-LLC combi controller (IDP2308) incorporates the necessary functions to drive the half bridge's high side and low side MOSFETs (Q1 and Q2) with a 50% duty cycle including a configurable dead time. The switching frequency can be changed by the IDP2308 to regulate the output voltage against the load and input voltage variations. During operation, the primary MOSFETs Q1 and Q2 are turned-on under a ZVS condition and the secondary rectifier diodes D3 and D9 are turned-on and turned-off under a ZCS condition. Hence, high power conversion efficiency is achieved.

As the IDP2308 has the half bridge high side MOSFET driver built-in based on Infineon coreless transformer technology, there is no requirement to add an external driver module, such as a pulse transformer or driver IC, to drive the high side MOSFET. Hence, the system BOM cost and design effort is greatly reduced.

The mains transformer (T1) uses a magnetic integration approach, incorporating the resonant series and shunt inductances. Thus, no additional external coils are required for resonance. The transformer configuration for the secondary winding is center-tapped, and the output rectifiers, D3 and D9, are schottky type diodes, in order to reduce the power dissipation.

The voltage across the half bridge shunt resistors (RCS1 and RCS3) is fed into the CS1 pin of the IDP2308. Thus, the current flowing through the primary winding is strictly controlled to ensure the system max power limitation and over current protection.

Since the IDP2308 has an internal voltage reference and pull-up resistor for the HBFB pin, the feedback signal from the opto-coupler (U2) can be directly fed into this pin, which also minimizes the BOM cost and design effort. Thus, with the feedback information, the IDP2308 is able to regulate the LLC frequency to achieve the LLC load regulation and line regulation.

In the case of an overload condition, the HBFB pin voltage will rise and may reach V_{_OlpHB}, which will trigger the overload protection. As a result, the LLC will stop switching after a blanking time and enter the auto-restart mode, with a configurable break time to protect the whole power supply system.

In the case of an extremely light load condition, the voltage on the HBFB may drop and reach another threshold (V_burst_enter), which will cause the LLC to stop switching and enter the burst mode after a blanking time. When the voltage on the HBFB pin increases to reach the threshold V_{_burst_on}, the LLC will resume switching. Thus, at extremely light load conditions, with this burst mode feature, the LLC output will still be under regulation. When a heavy load is applied, the HBFB pin voltage exceeds V $_{burst ext}$ or the burst on time reaches its maximum setting t_{_burst_on_max}, the LLC will leave burst mode and resume normal operation.

To achieve good cross regulation, a weighted voltage control is adopted. R23, NR3, R27, NR4, R32 and R33 form a voltage divider network that senses both of the output voltages. When the Power_On signal (switch SW1 pin 1 connects to pin 3) is high, transistor Q5 is turned on, and R32 and R33 are connected in parallel, thus the output voltage is regulated at the target level during normal operation. On the other hand, during standby operation (switch SW1 pin 1 disconnects from pin 3), Q5 is off, and R32 is disconnected, which will reduce the output voltage to lower standby power consumption. Output voltage regulation is controlled through the shunt regulator TL431 (U3) and the optocoupler (U2) provides electrical isolation between the primary and secondary sides. Resistor R29 provides the bias current required by U3 and is placed in parallel with U2 to ensure that the bias current to the TL431 does not become a part of the feedback current. Resistor R21 sets the overall DC loop gain and limits the current through U2 during transient conditions. R22, C10 and C11 set the frequency response for the feedback circuit.

Circuit diagram

Application Note **Application Note** Revision 1.0 **Figure 3 Schematics of 120 W PFC + LLC converter**

PCB layout

7 PCB layout

Figure 4 Top side component legend– View from component side

Figure 5 Bottom side component legend– view from solder side

8 Bill of materials

Table 3 Bill of materials

120 W 24 V 3.5 A 12 V 3 A SMPS demonstrator with IDP2308

Transformer construction

9 Transformer construction

9.1 PFC choke, LP1

Core: ER30, PC40 or equivalent

Primary inductance Lp: 200 uH, between pin 1 and pin 3 (Gapped)

Figure 6 PFC choke electrical diagram

Figure 7 LLC resonant transformer complete – top view

Figure 8 PFC choke winding position

Transformer construction

9.2 LLC transformer, T1

Core: EFD38, PC40 or equivalent

Primary inductance Lp: 1.1 mH±3%, between pin 1 and pin 2 (Gapped)

Leakage inductance: 260 uH with shorted all other pins

Figure 9 LLC resonant transformer electrical diagram

Figure 10 LLC resonant transformer complete – top view

Figure 11 LLC resonant transformer winding position

Transformer construction

Table 5 LLC resonant transformer winding characteristics

9.3 Common mode choke, LX1 and LX2

Core: T18 x x10 x 6 , holder : 21 x 21, wire dia : 0.43 mm

Inductance: 18 mH min.

Figure 12 Common mode choke electrical diagram

Figure 13 Common mode choke complete – top view

10 Test results

10.1 Efficiency

Figure 14 Efficiency measurments

The overall effiency curve is higher than 87% for both high and low line over the load range from 25% to 100%. The full load efficiency at 230 V_{AC} reaches 90.2%.

10.2 Standby power

The standby power consumption is less than 270 mW at 230 V_{AC} with 125 mW load. Standby power consumption

10.3 Surge immunity (EN61000-4-5)

The surge immunity test was measured with a Noiseken LSS-15AX lightning surge simulator. The output common was connected to the primary side PE.

Pass 4.5 kV common mode test (line to earth) and

Application Note 23 Revision 1.0 Pass 2 kV differential mode test (line to line).

10.4 Conducted emissions (EN55022 class B)

The conducted EMI was measured by a Schaffner SMR25503 in accordance with EN55022 (CISPR 22) class B. The demoboard was set up at maximum load (120 W) with an input voltage of 115 V_{AC} and 230 V_{AC}. To further improve conducted EMI performance at high frequency, two ferrite beads are added to the output rectifier diodes, which are not shown in the BOM. The system passes CISPR22 class B with over 6 dB margin.

Figure 15 Conducted emissions(line) at 115 V_{AC} and maximum load

Figure 16 Conducted emissions(neutral) at 115 V_{AC} and maximum load

Figure 17 Conducted emissions(line) at 230 V_{AC} and maximum load

Figure 18 Conducted emissions(neutral) at 230 VAC and maximum load

Application Note Revision 1.0

10.5 Thermal measurement

The thermal test of the open frame demoboard was performed using an infrared thermography camera (TVS-500EX) at an ambient temperature of 25°C. The measurements were taken after two hours running at full load.

Table 6 Hottest temperature of demo board

No.	Major component	90 V _{AC} (°C)	
$\mathbf{1}$	LLC transformer	61.1	
$\overline{2}$	PFC inductor	58.1	
3	12 V output diode	65.2	
4	24 V output diode	68.2	
6	IDP2308	45.3	
$\overline{7}$	PFC MOSFET	60.5	
8	PFC MOSFET	63.6	
9	LLC high-side MOSFET	59.8	
10	LLC low-side MOSFET	58.2	
11	Ambient	25	

Figure 19 Infrared thermal image of DEMO-IDP2308-120W

10.6 PFC with valley switching

The IDP2308 features a multi-mode PFC, which has a default frequency range from 60 kHz to 120 kHz. The PFC MOSFET is determined to turn on by the PFC ZCD signal, when the PFC ZCD signal falls below 40mV and after a certain blanking time, the PFC MOSFET turns on to charge up the PFC choke again. Due to this simple mechanism, PFC MOSFET valley switching is achieved, as shown in [Figure 20,](#page-26-2) hence the PFC turns on loss can be significantly reduced. Moreover, with multi-mode operation, the PFC switching frequency is limited to the design range, which breaks down the switching loss under high line and light load.

Figure 20 Multi-mode PFC with valley switching

10.7 Multi-mode PFC with unity power factor

As described in the IDP2308 datasheet, constant on time control is applied to achieve unity power factor. In [Figure 21,](#page-26-3) the AC input current is sinusoidal and synchronous with the AC input voltage. Hence, unity power factor has been achieved.

Figure 21 PFC AC input current

10.8 PFC dynamic response

As described in the IDP2308 datasheet, the PFC regulator is built-in to modulate the PFC MOSFET on time to regulate the PFC bus voltage under control. I[n Figure 22,](#page-27-1) even in the case of an extremely dynamic load change between minimum and full load, the PFC bus voltage only varies within the acceptable range. Accordingly the following LLC stage will vary its switching frequency to maintain the LLC output under regulation.

Figure 22 PFC Bus voltage ripple when load changes

10.9 PFC over current protection

In order to limit the current flowing through the PFC choke, PFC over current protection is built-in to the IDP2308. I[n Figure 23,](#page-28-2) the voltage across RCS2 and RCS4 is used to sense the PFC current. When the CS0 voltage exceeds 0.6 V (typ.), and after a propagation delay, the PFC MOSFET will be turned off to stop the current increasing.

Figure 23 PFC over current protection @ 90 V_{AC} and full load

10.10 PFC over voltage protection

As described in the IDP2308 datasheet, the PFC features over voltage protection (OVP1 and OVP2) to strictly limit the bus voltage overshoot. In the case of an extreme load or line jump, the PFC output may suffer significant overshoot. I[n Figure 24,](#page-28-3) under a load jump from full to min load, the PFC OVP1 is triggered and PFC switching is stopped immediately. The measured OVP1 threshold is 2.57 V in the waveform, which is the same as the value set by the firmware in the controller IC. The LLC continues switching, and once the PFC bus voltage drops to below its regulation target, the PFC resumes switching with a soft-start. For PFC OVP2, the threshold is fixed by hardware comparator at 2.8 V, which will respond immediately once the threshold is triggered. The response and delay time of OVP2 will be much shorter than OVP1 as it is designed to prevent serious failures.

Load jump from full load to min load @110 V_{AC}

Figure 24 PFC over voltage protection

10.11 PFC redundant OVP protection

To further improve the reliability of the system, the IDP2308 provides an independent bus overvoltage protection via the MFIO pin to prevent a serious PFC output failure resulting from damage to the voltage divider on the VS pin. The MFIO pin is a multi-function pin, which can be used to sense the redundant PFC OVP and to provide a UART communication IO interface for parameter configuration.

However, the requirements on standby power consumption are becoming tighter. Thus, in order to reduce the power consumed by the voltage divider on the MFIO pin, a lossless sensing circuit with a BSS127 is recommended as shown in Figure 25.

Figure 25 PFC over voltage protection

As shown in [Figure 26,](#page-29-1) in order to clearly demonstrate the PFC redundant OVP (ROVP) feature, a resistor is deliberately placed in parallel with the VS divider low-side resistor R13 to create the fault condition. Thus, the bus voltage increases immediately since the PFC is working in a closed loop and trying to regulate the VS voltage to 2.45 V. When voltage on the MFIO pin hits the threshold V_ROVP_set, the PFC stops switching but LLC continues. After the bus voltage drops and the MFIO pin voltage reaches its reset threshold V ROVP_reset, the PFC resumes switching with a soft-start. If the fault condition is not removed, after ten continuous triggers of an ROVP event, the system will enter auto-restart mode. For more details, please refer to the IDP2308 datasheet.

Figure 26 PFC redundant OVP protection

Application Note **30 Revision 1.0 Revision 1.0 Revision 1.0 Revision 1.0 Revision 1.0**

10.12 PFC brown-in/brown-out protection

To prevent the system working under extremely low AC input voltages, brown-in/brown-out protection is designed with configurable thresholds via the HV pin. It is implemented with a 51 k Ω HV resistor connected to the AC input, where the default thresholds are: brown-in 70 V_{AC} (RMS) and brown-out 60 V_{AC} (RMS). In [Figure 27,](#page-30-2) with AC slew rate of 1 V/s, the brown-in/brown-out protection is demonstrated. The measured brown-in threshold is 99 V peak (around 70 V_{AC} RMS), and the brown-out threshold is 85 V peak (around 60 V_{AC} RMS).

Figure 27 Brown-in/brown-out protection

10.13 PFC/LLC start-up behavior

As described in the IDP2308 datasheet, both PFC and LLC soft-start features are implemented. I[n Figure 28](#page-31-1) and [Figure 29,](#page-31-2) the PFC bus voltage smoothly increases until reaching the target regulation value. To shorten the start-up time, the default svp (PFC PIT1 P coefficient) is set to 4 during the start-up phase. While under normal operation, svp is set to 6 to achieve more stable operation. Moreover, during the PFC start-up phase, its gate driver voltage is set to 7.5 V, when bus voltage reaches the LLC start-up threshold, the PFC gate driver voltage is reset to 10.5 V.

Accordingly, when the VS voltage reaches 2.05 V, the LLC starts switching with configurable soft-start behaviour. Its default maximum soft-start frequency is 270 kHz, and the LLC switching frequency smoothly sweeps from a high level to a low level and finally enters normal operation. For more details, please refer to the IDP2308 datasheet.

Figure 28 PFC startup behavior

Figure 29 LLC startup behaviour

10.14 LLC line regulation

The LLC switching frequency will vary with reference to the PFC bus voltage ripple to regulate the LLC output. For example, at 110 V_{AC} and 20% of full load, the LLC switching frequency (f_{sw}) varies by 1.4 kHz from 106.7 kHz to 108.1 kHz to regulate its output. At 110 V_{AC} and 100% full load, the LLC f_{sw} varies by 2.6 kHz to regulate the output.

Figure 30 LLC switching frequency varies against the PFC bus voltage

10.15 LLC load regulation

[Figure 31](#page-32-2) shows the dynamic behavior of the LLC stage during a load variation between 20% and 100% of full load. It can be seen that the LLC switching frequency varies against the load changes, and the measured output voltage ripple at 12 V is around 210 mV.

Figure 31 LLC switching frequency varies against the load changes

10.16 LLC zero voltage switching

From the test results o[f Figure 32,](#page-33-2) it can be seen that the LLC zero voltage switching (ZVS) can be achieved over a very wide load range which ensures high power conversion efficiency.

Figure 32 LLC zero voltage switching

10.17 PFC and LLC operation during holdup time

In order to meet the holdup time requirement, the LLC stage is required to cover a wide PFC bus voltage range. During the holdup time, the LLC switching frequency drops to regulate the output voltage against the bus voltage drop. As shown i[n Figure 33,](#page-33-3) after shutting down the AC input, the LLC keeps switching until the PFC bus voltage drops the undervoltage protection threshold. The measured holdup time is around 24 ms, which meets most of the power supply specification.

When the undervoltage threshold is triggered, the PFC and LLC both stop switching and the IC keeps active until Vcc reaches its UVLO threshold.

Figure 33 PFC and LLC operation after shutdown AC input with full load

10.18 Burst mode operation

Burst mode operation is implemented in the IDP2308 to achieve low power consumption during standby operation. For this advanced burst mode control, the PFC and LLC are synchronized. However, during the burst on period if the bus voltage is higher than its target, then the PFC will not switch. To achieve ultra-low standby

power consumption, the default target bus voltage during burst mode is around 350 V (the VS reference is set at 2.2 V).

I[n Figure 34,](#page-34-0) during burst mode operation, when V_{HBFB} drops to the burst off threshold V_{_burst_off}, which is 0.3 V, the switching signals will be disabled and the IC will enter sleep mode after a certain blanking time. V_{HBFB} will then increase as Vout starts to decrease due to the absence of an LLC switching signal. Once V_{HBFB} reaches the burst on threshold V _{burst on}, which is 1.65 V, the IC wakes up and resumes switching. The default LLC switching frequency under burst mode is set to 110 kHz, which is configurable and should be based on the LLC resonant tank design. For a detailed description of burst mode operation, please refer to the IDP2308 datasheet.

Figure 34 Burst mode operation at standby load

As shown in [Figure 35,](#page-34-1) the LLC enters burst mode when the load jumps from full load to standby load. At the same time the Power_On signal is switched off (switch SW1 pin 1 disconnects from pin 3), The system leaves burst mode when full load returns. At the same time the Power_On signal is switched on (switch SW1 pin 1 connects to pin 3). There is a 10ms blanking time before the system enters burst mode as shown in the left side waveform. In the right side waveform, the system is leaving burst mode. It can be seen that another quick softstart is implemented for the LLC when the system is leaving burst mode. Thus, the LLC output may drop slightly during the load jump from standby load to full load.

Figure 35 LLC entering/leaving burst mode operation

10.19 LLC over current protection

The IDP2308 features two different over current protections: a first level overcurrent protection with the threshold V_{ocP1} (there are 3 different V_{ocP1} thresholds during soft-start, normal operation and burst mode, please refer to the datasheet) by software and a second level over current protection with the threshold V_{OCP2} by hardware, where the threshold V_{ocp1} is lower than the threshold V_{ocp2}. Overcurrent protection triggered by these two thresholds has different reactions in the HB LLC converter.

During LLC operation, the voltage across the shunt resistors RCS1 and RCS3 is compared with the threshold V $_{QCPI}$. Once the voltage is higher than the threshold, the LLC frequency will be increased to 200 kHz immediately, which is configurable and should be based on the LLC resonant tank design, followed by a softstart. If during the soft-start, the over current situation is removed, the LLC will change from TCO to VCO and enters normal operation. But, if the overcurrent condition remains, after eight continuous OCP1 event triggers, the PFC and LLC will be stopped and enter auto-restart.

The second level over current protection is designed to prevent an extremely large current flowing through the shunt resistor. Once the LLC OCP2 is triggered, the PFC and LLC will immediately stop switching and enter autorestart by default, which can be configured as a latch based on system requirements.

I[n Figure 36,](#page-35-2) during normal operation, the first level OCP is triggered when the 24 V output is shorted to ground. Accordingly, the LLC switching frequency jumps to 200 kHz to limit the primary current. After eight continuous OCP1 triggers, the system enters auto-restart mode with two seconds break time. Once the overcurrent condition is removed, the system will recover with a soft-start.

Figure 36 LLC 1st level over current protection

10.20 X-Capacitor discharge during burst mode

In order to achieve low standby power consumption, the IDP2308 provides an active X-Capacitor discharge feature to remove the passive discharge resistor. The AC input voltage is measured via the HV pin during burst mode, and once the AC is unplugged, the IC detects the event, and after a blanking time, it turns on the start-up cell to discharge the X-Capacitor. For details, please refer to the IDP2308 datasheet.

I[n Figure 37,](#page-36-0) the X-Capacitor discharge feature during burst mode with typical standby loading is demonstrated, where it takes less than 1 s to detect and discharge the X-Capacitor after the AC is unplugged.

Figure 37 X-Capacitor discharge during burst mode

Configuration tools

11 Configuration tools

The configurable parameters can be set via dpVision as shown in [Figure 38.](#page-37-1) With selected applications, the table of its configurable parameters can be loaded as shown in the right side of the figure. In order to provide a clear understanding, the parameters are explained with images, waveforms and descriptions. Detailed information about the configurable parameters is shown in the datasheet, and a detailed description of the configuration tool is shown in the dpVision user manual.

Figure 38 Parameter configuration tool – dpVision

References

12 References

- [1] **IDP2308 [datasheet](https://www.infineon.com/dgdl/Infineon-IDP2308-DS-v02_03-EN.pdf?fileId=5546d462694c98b401694e5f743002e1)**, Infineon Technologies AG, 2016
- [2] IDP60R400CE datasheet, Infineon Technologies AG, 2014
- [3] IDP60R1K5CE datasheet, Infineon Technologies AG, 2015

Revision history

Revision history

Major changes since the last revision

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-04-01

Published by

Infineon Technologies AG

81726 Munich, Germany

AN_201701_PL21_005owners. **© 2022 Infineon Technologies AG. All Rights Reserved.**

Do you have a question about this document? Email[: erratum@infineon.com](mailto:erratum@infineon.com;ctdd@infineon.com?subject=Document%20question%20)

AN_201701_PL21_005 Document reference

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (**www.infineon.com**).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.