

DRV8885

### SLVSD39C - OCTOBER 2015-REVISED NOVEMBER 2018

# **DRV8885 1.5-A Stepper Motor Driver With Integrated Current Sense**

#### 1 Features

- PWM Microstepping Stepper Motor Driver
  - Up to 1/16 Microstepping
  - Non-Circular and Standard ½ Step Modes
- Integrated Current Sense Functionality
  - No Sense Resistors Required
  - ±6.25% Full-Scale Current Accuracy
- Slow and Mixed Decay Options
- 8.0- to 37-V Operating Supply Voltage Range
- Low R<sub>DS(ON)</sub>: 0.86 Ω HS + LS at 24 V, 25°C
- High Current Capacity
  - 1.5-A Full Scale per Bridge
  - 1.0-A rms per Bridge
- Fixed Off-Time PWM Chopping
- Simple STEP/DIR Interface
- Low-Current Sleep Mode (20 μA)
- Small Package and Footprint
  - 24 HTSSOP PowerPAD™ Package
  - 28 WQFN Package
- Protection Features
  - VM Undervoltage Lockout (UVLO)
  - Charge Pump Undervoltage (CPUV)
  - Overcurrent Protection (OCP)
  - Thermal Shutdown (TSD)
  - Fault Condition Indication Pin (nFAULT)

# 2 Applications

- Multi-Function Printers and Scanners
- · Laser Beam Printers
- 3D Printers
- · Automatic Teller and Money Handling Machines
- Video Security Cameras
- · Office Automation Machines
- Factory Automation and Robotics

# 3 Description

The DRV8885 is a stepper motor driver for industrial equipment applications. The device has two N-channel power MOSFET H-bridge drivers, a microstepping indexer, and integrated current sense. The DRV8885 is capable of driving up to 1.5 A full scale or 1.0 A rms output current (depending on proper PCB ground plane for thermal dissipation and at 24 V and  $T_A = 25^{\circ}\text{C}$ ).

The DRV8885 integrated current sense functionality eliminates the need for two external sense resistors.

The STEP/DIR pins provide a simple control interface. The device can be configured in full-step up to 1/16 step modes. A low-power sleep mode is provided for very-low quiescent current standby using a dedicated nSLEEP pin.


Internal protection functions are provided for undervoltage, charge pump faults, overcurrent, short circuits, and overtemperature. Fault conditions are indicated by an nFAULT pin.

# Device Information (1)


PART NUMBER	PACKAGE	BODY SIZE (NOM)
DD\/0005	HTSSOP (24)	7.80 mm × 4.40 mm
DRV8885	WQFN (28)	5.50 mm × 3.5 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

### **Simplified Schematic**



#### **Microstepping Current Waveform**





# **Table of Contents**

1	Features 1		7.4 Device Functional Modes	26
2	Applications 1	8	Application and Implementation	27
3	Description 1		8.1 Application Information	27
4	Revision History2		8.2 Typical Application	27
5	Pin Configuration and Functions3	9	Power Supply Recommendations	30
6	Specifications4		9.1 Bulk Capacitance	30
•	6.1 Absolute Maximum Ratings	10	Layout	31
	6.2 ESD Ratings		10.1 Layout Guidelines	31
	6.3 Recommended Operating Conditions		10.2 Layout Example	31
	6.4 Thermal Information	11	Device and Documentation Support	32
	6.5 Electrical Characteristics		11.1 Documentation Support	32
	6.6 Indexer Timing Requirements		11.2 Receiving Notification of Documentation Update	es <mark>32</mark>
	6.7 Typical Characteristics		11.3 Community Resources	32
7	Detailed Description 11		11.4 Trademarks	32
-	7.1 Overview		11.5 Electrostatic Discharge Caution	32
	7.2 Functional Block Diagram		11.6 Glossary	32
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable Information	32


# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Cł	nanges from Revision B (July 2018) to Revision C	Page
<u>.</u>	Changed device status from Advance Information to Production Data	1
Cl	nanges from Revision A (April 2016) to Revision B	Page
•	Added the WQFN package option	
•	Deleted and internal indexer from the description of the ENABLE pin in the Pin Functions table	3
•	Changed until ENABLE is deasserted to until ENABLE is asserted in the Device Functional Modes section	26
<u>•</u>	Added the Receiving Notification of Documentation Updates section	32
Cł	nanges from Original (October 2015) to Revision A	Page
•	Updated peak drive current based on OCP	4
•	Updated R <sub>PD</sub> and R <sub>PU</sub> values	6
•	Fixed chopping current equation	18
•	Added "Controlling RREF with a PWM Resource"	18
•	Fixed resistance values in tri-level input nin diagram	24



# 5 Pin Configuration and Functions



#### RHR Package 28-Pin WQFN With Exposed Thermal Pad Top View



# **Pin Functions**

	PIN				
NAME	NC	).	TYPE(1)	DESCRIPTION	
IVAIVIE	HTSSOP	WQFN			
AOUT1	5	3	0	Winding A output. Connect to stepper motor winding.	
AOUT2	7	5	O	Winding A dulput. Connect to stepper motor winding.	
AVDD	13	12	PWR	ernal regulator. Bypass to GND with a X5R or X7R, 0.47-μF, 6.3-V ceramic capacitor.	
BOUT1	10	8	0	Winding B output. Connect to stepper motor winding.	
BOUT2	8	6	U	winding B output. Connect to stepper motor winding.	
CPH 2 28		28	PWR	Charge nump quitabing node Connect a VED or VZD 0.000 uE VM rated coronic conscitor from CDI to CDI	
CPL	1	27	PWK	Charge pump switching node. Connect a X5R or X7R, 0.022-μF, VM-rated ceramic capacitor from CPH to CPL.	
DECAY	24	25	I	Decay-mode setting. Sets the decay mode (see the <i>Decay Modes</i> section). Decay mode can be adjusted during operation.	
DIR	20	21	I	Direction input. Logic level sets the direction of stepping; internal pulldown resistor.	
DVDD	14	13	PWR	Internal regulator. Bypass to GND with a X5R or X7R, 0.47-μF, 6.3-V ceramic capacitor.	
ENABLE	18	19	I	Enable driver input. Logic high to enable device outputs; logic low to disable; internal pulldown resistor.	
GND	12	10	PWR	Device ground. Connect to system ground.	
MO	21	22		Microstepping mode-setting. Sets the step mode; tri-level pins; sets the step mode; internal pulldown resistor.	
M1	22	23	'	microstepping mode-setting. Sets the step mode, thriever pins, sets the step mode, internal pulldown resistor.	
		11			
NC		14		No connect. No internal connection	
INC	_	15	_	No connect. No internal connection	
		26			
PGND	6	4	PWR	Power ground. Connect to system ground.	
FGIND	9	7	FVVK	rower ground. Connect to system ground.	
RREF	16	17	I	Current-limit analog input. Connect a resistor to ground to set full-scale regulation current.	

(1) I = input, O = output, PWR = power, OD = open-drain

Submit Documentation Feedback



#### Pin Functions (continued)

	PIN																					
NAME	NO.		NO.		NO.		NO.		NO.		NO.		NO.		NO.		_ NO.				TYPE(1)	DESCRIPTION
INAIVIE	HTSSOP	WQFN																				
STEP	19	20	I	Step input. A rising edge causes the indexer to advance one step; internal pulldown resistor.																		
TRQ	23	24	I	Current-scaling control. Scales the output current; tri-level pin.																		
VCP	3	1	PWR	Charge pump output. Connect a X5R or X7R, 0.22-μF, 16-V ceramic capacitor to VM.																		
VM	4	2	PWR	Power supply. Connect to motor supply voltage and bypass to GND with two 0.01-μF ceramic capacitors (one for																		
VIVI	11	9	PWK	each pin) plus a bulk capacitor rated for VM.																		
nFAULT	FAULT 15 16 OD		OD	Fault indication. Pulled logic low with fault condition; open-drain output requires an external pullup resistor.																		
nSLEEP	17	18	ı	Sleep mode input. Logic high to enable device; logic low to enter low-power sleep mode; internal pulldown resistor.																		

# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Power supply voltage (VM)	-0.3	40	V
Power supply voltage ramp rate (VM)	0	2	V/µs
Charge pump voltage (VCP, CPH)	-0.3	VM + 7	V
Charge pump negative switching pin (CPL)	-0.3	VM	V
Internal regulator voltage (DVDD)	-0.3	3.8	V
Internal regulator current output (DVDD)	0	1	mA
Internal regulator voltage (AVDD)	-0.3	5.7	V
Control pin voltage (STEP, DIR, ENABLE, nFAULT, M0, M1, DECAY, TRQ, nSLEEP)	-0.3	5.7	V
Open drain output current (nFAULT)	0	10	mA
Current limit input pin voltage (RREF)	-0.3	6.0	V
Continuous phase node pin voltage (AOUT1, AOUT2, BOUT1, BOUT2)	-0.7	VM + 0.7	V
Peak drive current (AOUT1, AOUT2, BOUT1, BOUT2)		2.3	А
Operating junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
\/	Flootroototic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VM	Power supply voltage range	8	37	V
VCC	Logic level input voltage	0	5.3	V
$f_{\sf PWM}$	Applied STEP signal (STEP)	0	100 (1)	kHz
I <sub>DVDD</sub>	DVDD external load current	0	1 <sup>(2)</sup>	mA
I <sub>FS</sub>	Motor full scale current	0	1.5	Α
I <sub>rms</sub>	Motor rms current	0	1.0	А
T <sub>A</sub>	Operating ambient temperature	-40	125	°C

<sup>(1)</sup> STEP input can operate up to 500 kHz, but system bandwidth is limited by the motor load(2) Power dissipation and thermal limits must be observed

# 6.4 Thermal Information

		DRV	8885	
	THERMAL METRIC (1)	PWP (HTSSOP)	RHR (WQFN)	UNIT
		24 PINS	28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	36.1	33.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	18.3	23.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.8	12.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	15.7	12.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.1	3.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

VM		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VM	POWER	SUPPLIES (VM, DVDD, AVDD)					
Variety   Var	VVM	VM operating voltage		8		37	V
Navio   VM Sleep mode supply current   nSLEEP = 0; T <sub>A</sub> = 125°C (1)	$I_{VM}$	VM operating supply current			5	8	mA
SSLEEP = 0. T <sub>A</sub> = 128°C U		VM alasa and a sumb assumed	nSLEEP = 0; T <sub>A</sub> = 25°C			20	٨
Name   Wake up time   nSLEEP = 1 to output transition   0.85   1.5   ms     No	I <sub>VMQ</sub>	VIVI sleep mode supply current	nSLEEP = 0; T <sub>A</sub> = 125°C <sup>(1)</sup>			40	μΑ
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>SLEEP</sub>	Sleep time	nSLEEP = 0 to sleep-mode		50	200	μS
VovDD   Internal regulator voltage   0- to 1-mA external load   2.9   3.3   3.6   V   VAVDD   Internal regulator voltage   No external load   4.5   5.0   5.5   V   VAVDD   Internal regulator voltage   No external load   4.5   5.0   5.5   V   VAVDD   VCP CPH, CPL   VVCP   VCP, CPH, CPL   VVCP   VCP operating voltage   VM > 8 V   VM + 5.5   VM + 5.5   V   VM + 5.5   VM	t <sub>WAKE</sub>	Wake-up time	nSLEEP = 1 to output transition		0.85	1.5	ms
VANDD         Internal regulator voltage         No external load         4.5         5.0         5.5         V           CHARGE PUMP (VCP, CPH, CPL)         VVCPP         VCP operating voltage         VM > 8 V         VM + 5.5         V           LOGIC-LEVEL INPUTS (STEP, DIR, ENABLE, nSLEEP, M1)         VVL         VID operating voltage         0         0.8         V           VI <sub>IL</sub> Input logic low voltage         1.6         5.3         V           V <sub>HYS</sub> Input logic high voltage         1.6         5.3         V           V <sub>HYS</sub> Input logic high voltage         100         mV           I <sub>IL</sub> Input logic high voltage         100         mV           I <sub>IL</sub> Input logic high current         VIN = 0.V         -1         1         µA           I <sub>IL</sub> Input logic high current         VIN = 5.0 V         100         µA         RD         µA           RpD         Pulldown resistance         To GND         100         µA         ND	t <sub>ON</sub>	Turn-on time	VM > UVLO to output transition		0.85	1.5	ms
VANDD         Internal regulator voltage         No external load         4.5         5.0         5.5         V           CHARGE PUMP (VCP, CPH, CPL)         VVCPP         VCP operating voltage         VM > 8 V         VM + 5.5         V           LOGIC-LEVEL INPUTS (STEP, DIR, ENABLE, nSLEEP, M1)         VVL         VID operating voltage         0         0.8         V           VI <sub>IL</sub> Input logic low voltage         1.6         5.3         V           V <sub>HYS</sub> Input logic high voltage         1.6         5.3         V           V <sub>HYS</sub> Input logic high voltage         100         mV           I <sub>IL</sub> Input logic high voltage         100         mV           I <sub>IL</sub> Input logic high current         VIN = 0.V         -1         1         µA           I <sub>IL</sub> Input logic high current         VIN = 5.0 V         100         µA         RD         µA           RpD         Pulldown resistance         To GND         100         µA         ND	$V_{DVDD}$	Internal regulator voltage	0- to 1-mA external load	2.9	3.3	3.6	V
V <sub>VCP</sub> VCP operating voltage         VM > 8 V         VM + 5.5         V           LOGIC-LEVEL INPUTS (STEP, DIR, ENABLE, nSLEEP, M1)         VIL         Input logic low voltage         0         0.8         V           V <sub>IH</sub> Input logic low voltage         1.6         5.3         V           V <sub>HYS</sub> Input logic hysteresis         100         mV           I <sub>IL</sub> Input logic low current         VIN = 0 V         -1         1         μA           I <sub>IH</sub> Input logic low current         VIN = 5.0 V         100         μA           R <sub>PD</sub> Pulldown resistance         To GND         100         μA           R <sub>PD</sub> Pulldown resistance         To GND         100         μΩ           TRI-LEVEL INPUT (MO, TRQ)         Tri-level input logic low voltage         0         0.65         V           V <sub>IZ</sub> Tri-level input logic low current         VIN = 0.V         -80         μA           I <sub>L</sub> Tri-level input logic low current         VIN = 1.3 V         -5         5         μA           I <sub>H</sub> Tri-level input logic high current         VIN = 5.0 V         155         μA           I <sub>L</sub> Tri-level pulludown resistance         To GND         18		Internal regulator voltage	No external load	4.5	5.0	5.5	V
LOGIC-LEVEL INPUTS (STEP, DIR, ENABLE, nSLEEP, M1) $V_{IL}$ Input logic low voltage       0       0.8       V $V_{IH}$ Input logic high voltage       1.6       5.3       V $V_{HYS}$ Input logic high voltage       100       mV $V_{HYS}$ Input logic high current       VIN = 0 V       -1       1 $\mu$ A $I_{IH}$ Input logic low current       VIN = 5.0 V       100 $\mu$ A $R_{PD}$ Pulldown resistance       To GND       100 $\mu$ A $R_{PD}$ Propagation delay       STEP to current change       1.2 $\mu$ s         TRI-LEVEL INPUT (M0, TRQ) $V_{IL}$ Tri-level input logic low voltage       0       0.65 $V$ $V_{IL}$ Tri-level input logic low voltage       1.5       5.3 $V$ $V_{IL}$ Tri-level input logic low current voltage       1.5       5.3 $V$ $V_{IL}$ Tri-level input logic low current voltage $V$ IN = 0.0 $V$ IN = 5.3 $V$ IN = 5.0 <td>CHARGE</td> <td>E PUMP (VCP, CPH, CPL)</td> <td></td> <td></td> <td></td> <td></td> <td></td>	CHARGE	E PUMP (VCP, CPH, CPL)					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			VM > 8 V		VM + 5.5		V
$V_{HH}  \text{Input logic high voltage} \qquad 1.6 \qquad 5.3 \qquad V$ $V_{HYS}  \text{Input logic hysteresis} \qquad 100 \qquad mV$ $I_{IL}  \text{Input logic hysteresis} \qquad 100 \qquad mV$ $I_{IL}  \text{Input logic hysteresis} \qquad 100 \qquad mV$ $I_{IL}  \text{Input logic high current} \qquad VIN = 0 \text{ V} \qquad -1 \qquad 1 \qquad \mu \text{A}$ $I_{IH}  \text{Input logic high current} \qquad VIN = 5.0 \text{ V} \qquad 100 \qquad \mu \text{A}$ $R_{PD}  \text{Pulldown resistance} \qquad \text{To GND} \qquad 100 \qquad \text{K}\Omega$ $R_{PD}  \text{Propagation delay} \qquad \text{STEP to current change} \qquad 1.2 \qquad \mu \text{S}$ $TRI-LEVEL INPUT (MO, TRQ)$ $V_{IL}  \text{Tri-level input logic low voltage} \qquad 0 \qquad 0.65 \qquad V$ $V_{IZ}  \text{Tri-level input Hi-Z voltage} \qquad 1.1 \qquad V$ $V_{IH}  \text{Tri-level input logic high voltage} \qquad 1.5 \qquad 5.3 \qquad V$ $V_{IL}  \text{Tri-level input logic low current} \qquad VIN = 0 \text{ V} \qquad -80 \qquad \mu \text{A}$ $I_{IL}  \text{Tri-level input logic low current} \qquad VIN = 1.3 \text{ V} \qquad -5 \qquad 5 \qquad \mu \text{A}$ $I_{IH}  \text{Tri-level input logic high current} \qquad VIN = 5.0 \text{ V} \qquad 155 \qquad \mu \text{A}$ $R_{PD}  \text{Tri-level pulldown resistance} \qquad \text{To GND} \qquad 18 \qquad 32 \qquad 50 \qquad k\Omega$ $R_{PD}  \text{Tri-level pullup resistance} \qquad \text{To DVDD} \qquad 30 \qquad 60 \qquad 90 \qquad k\Omega$ $QUAD-LEVEL INPUT (DECAY)$ $V_{I1}  \text{Quad-level input voltage 1} \qquad 5\% \text{ resistor } 5 \text{ k}\Omega \text{ to GND} \qquad 0.24 \qquad 0.32 \qquad 0.40 \qquad V$ $V_{I2}  \text{Quad-level input voltage 2} \qquad 5\% \text{ resistor } 135 \text{ k}\Omega \text{ to GND} \qquad 0.71 \qquad 0.97 \qquad 1.20 \qquad V$ $V_{I4}  \text{Quad-level input voltage 4} \qquad 5\% \text{ resistor } 135 \text{ k}\Omega \text{ to GND} \qquad 0.71 \qquad 0.97 \qquad 1.20 \qquad V$ $V_{I4}  \text{Quad-level input voltage 4} \qquad 5\% \text{ resistor } 135 \text{ k}\Omega \text{ to GND} \qquad 0.71 \qquad 0.97 \qquad 1.20 \qquad V$ $V_{I4}  \text{Quad-level input voltage 4} \qquad 5\% \text{ resistor } 135 \text{ k}\Omega \text{ to GND} \qquad 0.71 \qquad 0.97 \qquad 1.20 \qquad V$ $V_{I4}  \text{Quad-level input voltage 4} \qquad 5\% \text{ resistor } 135 \text{ k}\Omega \text{ to GND} \qquad 0.71 \qquad 0.97 \qquad 1.20 \qquad V$ $V_{I4}  \text{Quad-level input voltage 4} \qquad 5\% \text{ resistor } 135 \text{ k}\Omega \text{ to GND} \qquad 0.71 \qquad 0.97 \qquad 1.20 \qquad V$ $V_{I4}  \text{Quad-level input voltage 4} \qquad 5\% \text{ resistor } 135 \text{ k}\Omega \text{ to GND} \qquad 0.71 \qquad 0.97 \qquad 1.20 \qquad V$ $V_{I4}  \text{Quad-level input voltage 4} \qquad 5\% \text{ resistor } 135 \text{ k}\Omega  to GN$	LOGIC-L	EVEL INPUTS (STEP, DIR, ENABL	E, nSLEEP, M1)			<u>'</u>	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>IL</sub>	Input logic low voltage		0		0.8	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Input logic high voltage		1.6		5.3	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>HYS</sub>	Input logic hysteresis		100			mV
		Input logic low current	VIN = 0 V	-1		1	μА
tpDPropagation delaySTEP to current change1.2μsTRI-LEVEL INPUT (M0, TRQ) $V_{IL}$ Tri-level input logic low voltage00.65V $V_{IZ}$ Tri-level input Hi-Z voltage1.1V $V_{IH}$ Tri-level input logic high voltage1.55.3V $I_{IL}$ Tri-level input logic low currentVIN = 0 V-80μA $I_{IZ}$ Tri-level input Hi-Z currentVIN = 1.3 V-55μA $I_{IH}$ Tri-level input logic high currentVIN = 5.0 V155μA $R_{PD}$ Tri-level pulldown resistanceTo GND183250kΩ $R_{PU}$ Tri-level pullup resistanceTo DVDD306090kΩQUAD-LEVEL INPUT (DECAY) $V_{I1}$ Quad-level input voltage 15% resistor 5 kΩ to GND0.070.110.13V $V_{I2}$ Quad-level input voltage 25% resistor 15 kΩ to GND0.240.320.40V $V_{I3}$ Quad-level input voltage 35% resistor 45 kΩ to GND0.710.971.20V $V_{I4}$ Quad-level input voltage 45% resistor 135 kΩ to GND2.122.903.76V $I_0$ Output currentTo GND142230 $\mu$ ACONTROL OUTPUTS (nFAULT) $V_{OL}$ Output logic low voltage $I_0 = 1$ mA, $R_{PULLUP} = 4.7$ kΩ0.55V	I <sub>IH</sub>	Input logic high current	VIN = 5.0 V			100	μA
tpDPropagation delaySTEP to current change1.2μsTRI-LEVEL INPUT (M0, TRQ) $V_{IL}$ Tri-level input logic low voltage00.65V $V_{IZ}$ Tri-level input Hi-Z voltage1.1V $V_{IH}$ Tri-level input logic high voltage1.55.3V $I_{IL}$ Tri-level input logic low currentVIN = 0 V-80μA $I_{IZ}$ Tri-level input Hi-Z currentVIN = 1.3 V-55μA $I_{IH}$ Tri-level input logic high currentVIN = 5.0 V155μA $R_{PD}$ Tri-level pulldown resistanceTo GND183250kΩ $R_{PU}$ Tri-level pullup resistanceTo DVDD306090kΩQUAD-LEVEL INPUT (DECAY) $V_{I1}$ Quad-level input voltage 15% resistor 5 kΩ to GND0.070.110.13V $V_{I2}$ Quad-level input voltage 25% resistor 15 kΩ to GND0.240.320.40V $V_{I3}$ Quad-level input voltage 35% resistor 45 kΩ to GND0.710.971.20V $V_{I4}$ Quad-level input voltage 45% resistor 135 kΩ to GND2.122.903.76V $I_0$ Output currentTo GND142230 $\mu$ ACONTROL OUTPUTS (nFAULT) $V_{OL}$ Output logic low voltage $I_0 = 1$ mA, $R_{PULLUP} = 4.7$ kΩ0.55V	R <sub>PD</sub>	Pulldown resistance	To GND		100		kΩ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>PD</sub>	Propagation delay	STEP to current change			1.2	μS
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	TRI-LEV	EL INPUT (M0, TRQ)	,				
$V_{IH} \qquad \begin{array}{c} Tri-level \ input \ logic \ high \ voltage \end{array} \qquad \qquad \begin{array}{c} 1.5 \qquad \qquad 5.3 \qquad V \\ \\ I_{IL} \qquad Tri-level \ input \ logic \ low \ current \\ \\ I_{IZ} \qquad Tri-level \ input \ Hi-Z \ current \\ \\ I_{IH} \qquad \begin{array}{c} Tri-level \ input \ logic \ high \ voltage \\ \\ I_{IH} \qquad \begin{array}{c} Tri-level \ input \ logic \ high \ voltage \\ \\ I_{IH} \qquad \begin{array}{c} Tri-level \ input \ logic \ high \ voltage \\ \\ I_{IH} \qquad \begin{array}{c} Tri-level \ input \ logic \ high \ voltage \\ \\ I_{IH} \qquad \begin{array}{c} VIN = 5.0 \ V \\ \\ I_{ID} \qquad \begin{array}{c} Tri-level \ input \ logic \ high \ voltage \\ \\ I_{ID} \qquad \begin{array}{c} VIN = 5.0 \ V \\ \\ I_{ID} \qquad \begin{array}{c} I_{ID} \qquad & I_{IB} \qquad & 32 \qquad 50  k\Omega \\ \\ I_{ID} \qquad & I_{ID} \qquad & I_{ID} \qquad & I_{IB} \qquad & 32 \qquad 50  k\Omega \\ \\ I_{ID} \qquad & I_{ID} \\ \\ I_{ID} \qquad & I_{ID} \qquad & I_{ID} \qquad & I_{ID} \qquad & I_{ID} \\ \\ I_{ID} \qquad & Quad-level \ input \ voltage \ 1 \qquad & 5\% \ resistor \ 15 \ k\Omega \ to \ GND \\ \\ I_{ID} \qquad & Quad-level \ input \ voltage \ 2 \qquad & 5\% \ resistor \ 45 \ k\Omega \ to \ GND \\ \\ I_{ID} \qquad & Quad-level \ input \ voltage \ 4 \qquad & 5\% \ resistor \ 45 \ k\Omega \ to \ GND \\ \\ I_{ID} \qquad & Quad-level \ input \ voltage \ 4 \qquad & 5\% \ resistor \ 135 \ k\Omega \ to \ GND \\ \\ I_{IO} \qquad & Qutput \ current \\ \hline V_{OL} \qquad & Qutput \ logic \ low \ voltage \\ \hline V_{ID} \qquad & Quad-level \ logic \ low \ voltage \\ \hline V_{ID} \qquad & I_{ID} \qquad & I_$	V <sub>IL</sub>	Tri-level input logic low voltage		0		0.65	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{IZ}$	Tri-level input Hi-Z voltage			1.1		V
$I_{IZ}$ Tri-level input Hi-Z current VIN = 1.3 V				1.5		5.3	V
$I_{IH}$ Tri-level input logic high current VIN = 5.0 V	I <sub>IL</sub>	Tri-level input logic low current	VIN = 0 V	-80			μΑ
$I_{IH}$ Tri-level input logic high currentVIN = 5.0 V155μA $R_{PD}$ Tri-level pulldown resistanceTo GND183250 $k\Omega$ $R_{PU}$ Tri-level pullup resistanceTo DVDD306090 $k\Omega$ QUAD-LEVEL INPUT (DECAY) $V_{I1}$ Quad-level input voltage 15% resistor 5 $k\Omega$ to GND0.070.110.13V $V_{I2}$ Quad-level input voltage 25% resistor 15 $k\Omega$ to GND0.240.320.40V $V_{I3}$ Quad-level input voltage 35% resistor 45 $k\Omega$ to GND0.710.971.20V $V_{I4}$ Quad-level input voltage 45% resistor 135 $k\Omega$ to GND2.122.903.76V $I_{O}$ Output currentTo GND142230 $\mu$ ACONTROL OUTPUTS (nFAULT) $V_{OL}$ Output logic low voltage $I_{O} = 1$ mA, $R_{PULLUP} = 4.7$ k $\Omega$ 0.5V	I <sub>IZ</sub>	Tri-level input Hi-Z current	VIN = 1.3 V	-5		5	μА
RPUTri-level pullup resistanceTo DVDD306090kΩQUAD-LEVEL INPUT (DECAY) $V_{11}$ Quad-level input voltage 15% resistor 5 kΩ to GND0.070.110.13V $V_{12}$ Quad-level input voltage 25% resistor 15 kΩ to GND0.240.320.40V $V_{13}$ Quad-level input voltage 35% resistor 45 kΩ to GND0.710.971.20V $V_{14}$ Quad-level input voltage 45% resistor 135 kΩ to GND2.122.903.76V $I_{0}$ Output currentTo GND142230 $\mu$ ACONTROL OUTPUTS (nFAULT) $V_{0L}$ Output logic low voltage $I_{0} = 1$ mA, $R_{PULLUP} = 4.7$ kΩ0.5V	I <sub>IH</sub>		VIN = 5.0 V			155	μА
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	R <sub>PD</sub>	Tri-level pulldown resistance	To GND	18	32	50	kΩ
V11Quad-level input voltage 15% resistor 5 kΩ to GND0.070.110.13VV12Quad-level input voltage 25% resistor 15 kΩ to GND0.240.320.40VV13Quad-level input voltage 35% resistor 45 kΩ to GND0.710.971.20VV14Quad-level input voltage 45% resistor 135 kΩ to GND2.122.903.76VI0Output currentTo GND142230 $\mu$ ACONTROL OUTPUTS (nFAULT)V0LOutput logic low voltageI0 = 1 mA, R <sub>PULLUP</sub> = 4.7 kΩ0.5V	R <sub>PU</sub>	Tri-level pullup resistance	To DVDD	30	60	90	kΩ
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	QUAD-L	EVEL INPUT (DECAY)	,				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	V <sub>I1</sub>	Quad-level input voltage 1	5% resistor 5 kΩ to GND	0.07	0.11	0.13	V
$V_{l3}$ Quad-level input voltage 35% resistor 45 kΩ to GND0.710.971.20V $V_{l4}$ Quad-level input voltage 45% resistor 135 kΩ to GND2.122.903.76V $I_O$ Output currentTo GND142230 $\mu$ ACONTROL OUTPUTS (nFAULT) $V_{OL}$ Output logic low voltage $I_O = 1$ mA, $R_{PULLUP} = 4.7$ kΩ0.5V		Quad-level input voltage 2	5% resistor 15 kΩ to GND	0.24	0.32	0.40	V
$V_{I4}$ Quad-level input voltage 4 5% resistor 135 kΩ to GND 2.12 2.90 3.76 V $I_{O}$ Output current To GND 14 22 30 μA CONTROL OUTPUTS (nFAULT) $V_{OL}$ Output logic low voltage $I_{O}$ = 1 mA, $R_{PULLUP}$ = 4.7 kΩ 0.5 V			5% resistor 45 kΩ to GND	0.71	0.97	1.20	V
$I_O$ Output current To GND 14 22 30 μA CONTROL OUTPUTS (nFAULT) $V_{OL}$ Output logic low voltage $I_O$ = 1 mA, $R_{PULLUP}$ = 4.7 kΩ 0.5 V						3.76	V
CONTROL OUTPUTS (nFAULT) $V_{OL} \qquad \text{Output logic low voltage} \qquad I_{O} = 1 \text{ mA, } R_{PULLUP} = 4.7 \text{ k}\Omega \qquad \qquad 0.5 \qquad V$	I <sub>O</sub>		To GND		22	30	μА
$V_{OL}$ Output logic low voltage $I_{O} = 1$ mA, $R_{PULLUP} = 4.7$ k $\Omega$ 0.5 V		•	1	1			•
			$I_{\Omega} = 1 \text{ mA}, R_{\text{PULLUP}} = 4.7 \text{ k}\Omega$			0.5	V
	I <sub>OH</sub>	Output logic high leakage	$V_O = 5.0 \text{ V}, R_{PULLUP} = 4.7 \text{ k}\Omega$	-1		+1	μА

<sup>(1)</sup> Not tested in production; limits are based on characterization data



# **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
MOTOR DR	IVER OUTPUTS (AOUT1, AOU	T2, BOUT1, BOUT2)					
R <sub>DS(ON)</sub>	High-side FET on resistance	VM = 24 V, I = 1 A, T <sub>A</sub> = 25°C		440	490	mΩ	
R <sub>DS(ON)</sub>	Low-side FET on resistance	VM = 24 V, I = 1 A, T <sub>A</sub> = 25°C		420	460	mΩ	
t <sub>RISE</sub> (2)	Output rise time			100		ns	
t <sub>FALL</sub> (2)	Output fall time			100		ns	
t <sub>DEAD</sub> (2)	Output dead time			200		ns	
V <sub>d</sub> <sup>(2)</sup>	Body diode forward voltage	I <sub>OUT</sub> = 0.5 A		0.7	1.0	V	
PWM CURF	RENT CONTROL (RREF)				·		
A <sub>RREF</sub>	RREF transimpedance gain		28.1	30	31.9	kAΩ	
V <sub>RREF</sub>	RREF voltage	RREF = 18 to 132 k $\Omega$	1.18	1.232	1.28	V	
t <sub>OFF</sub>	PWM off-time			20		μS	
C <sub>RREF</sub>	Equivalent capacitance on RREF				10	pF	
t <sub>BLANK</sub>	PWM blanking time	I <sub>RREF</sub> = 1.5 A, 63% to 100% current setting		1.5			
		I <sub>RREF</sub> = 1.5 A, 0% to 63% current setting		1.0		μs	
	Current trip accuracy	I <sub>RREF</sub> = 1.0 A, 10% to 20% current setting, 1% reference resistor	-25%		25%		
$\Delta I_{TRIP}$		I <sub>RREF</sub> = 1.0 A, 20% to 63% current setting, 1% reference resistor	-12.5%		12.5%		
		I <sub>RREF</sub> = 1.0 A, 71% to 100% current setting, 1% reference resistor	-6.25%		6.25%		
PROTECTION	ON CIRCUITS				•		
.,	\/M	VM falling; UVLO report			7.8		
$V_{\rm UVLO}$	VM UVLO	VM rising; UVLO recovery			8.0	V	
V <sub>UVLO,HYS</sub>	Undervoltage hysteresis	Rising to falling threshold		100		mV	
V <sub>CPUV</sub>	Charge pump undervoltage	VCP falling; CPUV report		VM + 2.0		V	
ОСР	Overcurrent protection trip level	Current through any FET	2.3			Α	
OCP	Overcurrent deglitch time		1.3	1.9	2.8	μS	
RETRY	Overcurrent retry time		1		1.6	ms	
T <sub>TSD</sub> (2)	Thermal shutdown temperature	Die temperature T <sub>J</sub>	150			°C	
T <sub>HYS</sub> (2)	Thermal shutdown hysteresis	Die temperature T <sub>J</sub>		20		°C	

<sup>(2)</sup> Not tested in production; limits are based on characterization data



# 6.6 Indexer Timing Requirements

 $T_A = 25$ °C, over recommended operating conditions unless otherwise noted

NO.			MIN	MAX	UNIT
1	$f_{STEP}$	Step frequency		500 <sup>(1)</sup>	kHz
2	t <sub>WH(STEP)</sub>	Pulse duration, STEP high	970		ns
3	t <sub>WL(STEP)</sub>	Pulse duration, STEP low	970		ns
4	t <sub>SU(DIR, Mx)</sub>	Setup time, DIR or USMx to STEP rising	200		ns
5	t <sub>H(DIR, Mx)</sub>	Hold time, DIR or USMx to STEP rising	200		ns

(1) STEP input can operate up to 500 kHz, but system bandwidth is limited by the motor load




Figure 1. Timing Diagram


Product Folder Links: DRV8885

Diffit Documentation Feedback



# 6.7 Typical Characteristics

Over recommended operating conditions (unless otherwise noted)




Copyright © 2015–2018, Texas Instruments Incorporated

Submit Documentation Feedback



# **Typical Characteristics (continued)**

Over recommended operating conditions (unless otherwise noted)





# 7 Detailed Description

#### 7.1 Overview

The DRV8885 is an integrated motor driver solution for bipolar stepper motors. The device integrates two NMOS H-bridges, integrated current sense and regulation circuitry, and a microstepping indexer. The DRV8885 can be powered with a supply voltage between 8 and 37 V, and is capable of providing an output current up 2.3-A peak, 1.5-A full-scale, or 1.0-A rms. Actual full-scale and rms current will depend on ambient temperature, supply voltage, and PCB ground plane size.

The DRV8885 integrates current sense functionality, which eliminates the need for high-power external sense resistors. This integration does not dissipate the external sense resistor power, because the current sense functionality is not implemented using a resistor-based architecture. This functionality helps improve component cost, board size, PCB layout, and system power consumption.

A simple STEP/DIR interface allows easy interfacing to the controller circuit. The internal indexer is able to execute high-accuracy microstepping without requiring the processor to control the current level. The indexer is capable of full step and half step as well as microstepping to 1/4, 1/8, and 1/16. In addition to the standard half stepping mode, a non-circular 1/2-stepping mode is available for increased torque output at higher motor rpm.

The current regulation is configurable with several decay modes of operation. The decay mode can be selected as a fixed slow, slow/mixed, or mixed decay. The slow/mixed decay mode uses slow decay on increasing steps and mixed decay on decreasing steps.


An adaptive blanking time feature automatically scales the minimum drive time with output current. This helps alleviate zero-crossing distortion by limiting the drive time at low-current steps.

A torque DAC feature allows the controller to scale the output current without needing to scale the reference resistor. The torque DAC is accessed using a digital input pin. This allows the controller to save power by decreasing the current consumption when not high current is not required.

A low-power sleep mode is included which allows the system to save power when not driving the motor.



# 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



#### 7.3 Feature Description

Table 1 lists the recommended external components for the DRV8885 device.

**Table 1. External Components** 

COMPONENT	PIN 1	PIN 2	RECOMMENDED
$C_{VM}$	VM	GND	Two 0.01-µF ceramic capacitors rated for VM
C <sub>VM</sub>	VM	GND	Bulk electrolytic capacitor rated for VM
C <sub>VCP</sub>	VCP	VM	16-V, 0.22-μF ceramic capacitor
C <sub>SW</sub>	CPH	CPL	0.022-µF X7R capacitor rated for VM
C <sub>AVDD</sub>	AVDD	GND	6.3-V, 0.47-µF ceramic capacitor
$C_{DVDD}$	DVDD	GND	6.3-V, 0.47-µF ceramic capacitor
R <sub>nFAULT</sub>	VCC (1)	nFAULT	>4.7 kΩ
R <sub>REF</sub>	RREF	GND	Resistor to limit chopping current must be installed. See the <i>Typical Application</i> section for value selection.

<sup>(1)</sup> VCC is not a pin on the DRV8885, but a VCC supply voltage pullup is required for open-drain output nFAULT; nFAULT may be pulled up to DVDD

#### 7.3.1 Stepper Motor Driver Current Ratings

Stepper motor drivers can be classified using three different numbers to describe the output current: peak, rms, and full-scale.

#### 7.3.1.1 Peak Current Rating

The peak current in a stepper driver is limited by the overcurrent protection trip threshold  $I_{OCP}$ . The peak current describes any transient duration current pulse, for example when charging capacitance, when the overall duty cycle is very low. In general the minimum value of  $I_{OCP}$  specifies the peak current rating of the stepper motor driver. For the DRV8885, the peak current rating is 2.3 A per bridge.

#### 7.3.1.2 RMS Current Rating

The rms (average) current is determined by the thermal considerations of the IC. The rms current is calculated based on the  $R_{DS(ON)}$ , rise and fall time, PWM frequency, device quiescent current, and package thermal performance in a typical system at 25°C. The real operating rms current may be higher or lower depending on heatsinking and ambient temperature. For the DRV8885, the rms current rating is 1.0 A per bridge.

#### 7.3.1.3 Full-Scale Current Rating

The full-scale current describes the top of the sinusoid current waveform while microstepping. Since the sineusoid amplitude is related to the rms current, the full-scale current is also determined by the thermal considerations of the IC. The full-scale current rating is approximately  $\sqrt{2} \times I_{rms}$ . The full-scale current is set by VREF, the sense resistor, and Torque DAC when configuring the DRV8885, see *Current Regulation* for details. For the DRV8885, the full-scale current rating is 1.5 A per bridge.




Figure 12. Full-Scale and rms Current

Copyright © 2015–2018, Texas Instruments Incorporated



#### 7.3.2 PWM Motor Drivers

The DRV8885 contains drivers for two full H-bridges. Figure 13 shows a block diagram of the circuitry.




Figure 13. PWM Motor Driver Block Diagram

#### 7.3.3 Microstepping Indexer

Built-in indexer logic in the DRV8885 allows a number of different stepping configurations. The Mx pins are used to configure the stepping format as shown in Table 2.

 M1
 M0
 STEP MODE

 0
 0
 Full step (2-phase excitation) with 71% current

 0
 1
 1/16 step

1/2 step

1/4 step

1/8 step

0

1

Ζ

Ζ

1

0

**Table 2. Microstepping Settings** 

Table 3 shows the relative current and step directions for full-step through 1/16-step operation. The AO	UT
current is the sine of the electrical angle; BOUT current is the cosine of the electrical angle. Positive current	t is
defined as current flowing from xOUT1 to xOUT2 while driving.	

Non-circular 1/2 step

At each rising edge of the STEP input the indexer travels to the next state in the table. The direction is shown with the DIR pin logic high. If the DIR pin is logic low, the sequence is reversed.

On power-up or when exiting sleep mode, keep the STEP pin logic low, otherwise the indexer will advance one step.



Note that if the step mode is changed from full,  $\frac{1}{2}$ ,  $\frac{1}{8}$ , or  $\frac{1}{16}$  to full,  $\frac{1}{2}$ ,  $\frac{1}{8}$ , or  $\frac{1}{16}$  while stepping, the indexer will advance to the next valid state for the new MODE setting at the rising edge of STEP. If the step mode is changed from or to non-circular  $\frac{1}{2}$  step the indexer will go immediately to the valid state for that mode.

The home state is an electrical angle of 45°. This state is entered after power-up, after exiting logic undervoltage lockout, or after exiting sleep mode. This is shown in the table below with cells outlined in red.

Table 3. Microstepping Relative Current Per Step (DIR = 1)

Table 3. Microstepping Relative Current Per Step (DIR = 1)							
FULL STEP	1/2 STEP	1/4 STEP	1/8 STEP	1/16 STEP	ELECTRICAL ANGLE (DEGREES)	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)
	1	1	1	1	0.000°	0%	100%
				2	5.625°	10%	100%
			2	3	11.250°	20%	98%
				4	16.875°	29%	96%
		2	3	5	22.500°	38%	92%
				6	28.125°	47%	88%
			4	7	33.750°	56%	83%
				8	39.375°	63%	77%
1	2	3	5	9	45.000°	71%	71%
				10	50.625°	77%	63%
			6	11	56.250°	83%	56%
				12	61.875°	88%	47%
		4	7	13	67.500°	92%	38%
				14	73.125°	96%	29%
			8	15	78.750°	98%	20%
				16	84.375°	100%	10%
	3	5	9	17	90.000°	100%	0%
				18	95.625°	100%	-10%
			10	19	101.250°	98%	-20%
				20	106.875°	96%	-29%
		6	11	21	112.500°	92%	-38%
				22	118.125°	88%	-47%
			12	23	123.750°	83%	-56%
				24	129.375°	77%	-63%
2	4	7	13	25	135.000°	71%	-71%
				26	140.625°	63%	-77%
			14	27	146.250°	56%	-83%
				28	151.875°	47%	-88%
		8	15	29	157.500°	38%	-92%
				30	163.125°	29%	-96%
			16	31	168.750°	20%	-98%
				32	174.375°	10%	-100%
	5	9	17	33	180.000°	0%	-100%
				34	185.625°	-10%	-100%
			18	35	191.250°	-20%	-98%
				36	196.875°	-29%	-96%
		10	19	37	202.500°	-38%	-92%
				38	208.125°	-47%	-88%
			20	39	213.750°	-56%	-83%
				40	219.375°	-63%	-77%



Table 3. Microstepping Relative Current Per Step (DIR = 1) (continued)

FULL STEP	1/2 STEP	1/4 STEP	1/8 STEP	1/16 STEP	ELECTRICAL ANGLE (DEGREES)	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)
3	6	11	21	41	225.000°	-71%	-71%
				42	230.625°	-77%	-63%
			22	43	236.250°	-83%	-56%
				44	241.875°	-88%	-47%
		12	23	45	247.500°	-92%	-38%
				46	253.125°	-96%	-29%
			24	47	258.750°	-98%	-20%
				48	264.375°	-100%	-10%
	7	13	25	49	270.000°	-100%	0%
				50	275.625°	-100%	10%
			26	51	281.250°	-98%	20%
				52	286.875°	-96%	29%
		14	27	53	292.500°	-92%	38%
				54	298.125°	-88%	47%
			28	55	303.750°	-83%	56%
				56	309.375°	-77%	63%
4	8	15	29	57	315.000°	-71%	71%
				58	320.625°	-63%	77%
			30	59	326.250°	-56%	83%
				60	331.875°	-47%	88%
		16	31	61	337.500°	-38%	92%
				62	343.125°	-29%	96%
			32	63	348.750°	-20%	98%
				64	354.375°	-10%	100%
	1	1	1	1	360.000°	0%	100%

Non-circular 1/2-step operation is shown below. This stepping mode consumes more power than circular ½-step operation, but provides a higher torque at high motor rpm.

Table 4. Non-Circular 1/2-Stepping Current

NON-CIRCULAR 1/2 STEP	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)	ELECTRICAL ANGLE (DEGREES)
1	0	100	0
2	100	100	45
3	100	0	90
4	100	-100	135
5	0	-100	180
6	-100	-100	225
7	-100	0	270
8	-100	100	315



#### 7.3.4 Current Regulation

The current through the motor windings is regulated by an adjustable fixed-off-time PWM current regulation circuit. When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage, inductance of the winding, and the magnitude of the back EMF present. Once the current hits the current chopping threshold, the bridge enters a decay mode for a fixed, 20  $\mu$ s, period of time to decrease the current. After the off time expires, the bridge is re-enabled, starting another PWM cycle.




Figure 14. Current Chopping Waveform

The PWM chopping current is set by a comparator which looks at the voltage across current sense FETs in parallel with the low-side drivers. The current sense FETs are biased with a reference current that is the output of a current-mode sine-weighted DAC whose full-scale reference current is set by the current through the RREF pin. An external resistor is placed from the RREF pin to GND in order to set the reference current. In addition, the TRQ pin can further scale the reference current.

The chopping current is calculated as follows:

$$I_{FS} (A) = \frac{A_{RREF} (kA\Omega)}{RREF (k\Omega)} \times TRQ (\%) = \frac{30 (kA\Omega)}{RREF (k\Omega)} \times TRQ (\%)$$
(1)

Example: If a 30-k $\Omega$  resistor is connected to the RREF pin, the chopping current will be 1 A (TRQ at 100%)

The TRQ pin is the input to a DAC used to scale the output current. The current scalar value for different inputs is shown below.

Table 5. Torque DAC Settings


TRQ	CURRENT SCALAR (TRQ)
0	100%
Z	75%
1	50%



#### 7.3.5 Controlling RREF With an MCU

In some cases, the full-scale output current may need to be changed on the fly between many different values, depending on motor speed and loading. The RREF pin reference current can be adjusted in system by tying the RREF resistor to a DAC output instead of GND.

In this mode of operation, as the DAC voltage increases, the reference current will decrease and therefore the full-scale current will decrease as well. For proper operation, the output of the DAC should not rise above V<sub>RREF</sub>.



Copyright © 2016, Texas Instruments Incorporated

Figure 15. Controlling RREF with a DAC

The chopping current as controlled by a DAC is calculated as follows:

$$I_{FS} (A) = \frac{A_{RREF} (kA\Omega) \times \left[ V_{RREF} (V) - V_{DAC} (V) \right]}{V_{RREF} (V) \times RREF (k\Omega)} \times TRQ (\%)$$
(2)

Example: If a 20-k $\Omega$  resistor is connected from the RREF pin to the DAC, and the DAC is outputting 0.74 V, the chopping current will be 600 mA (TRQ at 100%)

RREF can also be adjusted using a PWM signal and low-pass filter.




Figure 16. Controlling RREF with a PWM Resource



### 7.3.6 Decay Modes

The DRV8885 decay mode is selected by setting the quad-level DECAY pin to the voltage range in Table 6.

**Table 6. Decay Mode Settings** 

DECAY	INCREASING STEPS	DECREASING STEPS
100 mV Can be tied to ground	Slow decay	Mixed decay: 30% fast
300 mV, 15 kΩ to GND	Mixed decay: 30% fast	Mixed decay: 30% fast
1.0 V, 45 kΩ to GND	Mixed decay: 60% fast	Mixed decay: 60% fast
2.9 V Can be tied to DVDD	Slow decay	Slow decay

Increasing and decreasing current are defined in the chart below. For the Slow/Mixed decay mode, the decay mode is set as slow during increasing current steps and mixed decay during decreasing current steps. In full step mode the decreasing steps decay mode is always used.




Figure 17. Definition of Increasing and Decreasing Steps



# 7.3.6.1 Mode 1: Slow Decay for Increasing and Decreasing Current




Figure 18. Slow/Slow Decay Mode

During slow decay, both of the low side FETs of the H-bridge are turned on, allowing the current to be recirculated.

Slow decay exhibits the least current ripple of the decay modes for a given t<sub>OFF</sub>. However on decreasing current steps, slow decay will take a long time to settle to the new I<sub>TRIP</sub> level because the current decreases very slowly.

Submit Documentation Feedback



# 7.3.6.2 Mode 2: Slow Decay for Increasing Current, Mixed Decay for Decreasing Current




Figure 19. Slow/Mixed Decay Mode

Mixed decay begins as fast decay for a time, followed by slow decay for the remainder of  $t_{OFF}$ . In this mode, mixed decay only occurs during decreasing current. Slow decay is used for increasing current.

This mode exhibits the same current ripple as slow decay for increasing current, since for increasing current, only slow decay is used. For decreasing current, the ripple is larger than slow decay, but smaller than fast decay. On decreasing current steps, mixed decay will settle to the new  $I_{TRIP}$  level faster than slow decay.



#### 7.3.6.3 Mode 3: Mixed Decay for Increasing and Decreasing Current




Figure 20. Mixed/Mixed Decay Mode

Mixed decay begins as fast decay for a time, followed by slow decay for the remainder of t<sub>OFF</sub>. In this mode, mixed decay occurs for both increasing and decreasing current steps.

This mode exhibits ripple larger than slow decay, but smaller than fast decay. On decreasing current steps, mixed decay will settle to the new I<sub>TRIP</sub> level faster than slow decay.

In cases where current is held for a long time (no input in the STEP pin) or at very low stepping speeds, slow decay may not properly regulate current because no back-EMF is present across the motor windings. In this state, motor current can rise very quickly, and requires an excessively large off-time. Increasing/decreasing mixed decay mode allows the current level to stay in regulation when no back-EMF is present across the motor windings.

Submit Documentation Feedback



#### 7.3.7 Blanking Time

After the current is enabled in an H-bridge, the current sense comparator is ignored for a period of time (t<sub>BLANK</sub>) before enabling the current sense circuitry. Note that the blanking time also sets the minimum drive time of the PWM. Table 7 shows the blanking time based on the sine table index and the torque DAC setting. Please note that the torque DAC index is not the same as one step as given in Table 3.

Table 7. Adaptive Blanking Time over Torque DAC and Microsteps

t <sub>blank</sub> = 1.5 μs	t <sub>blank</sub> = 1.0 μs
thiank - 1.5 M3	thiank - 1.0 µ3

ONE INDEV	TORQUE DAC (TRQ)					
SINE INDEX	100%	75%	50%			
16	100%	75%	50%			
15	98%	73.5	49%			
14	96%	72%	48%			
13	92%	69%	46%			
12	88%	66%	44%			
11	83%	62.3%	41.5%			
10	77%	57.8%	38.5%			
9	71%	53.3%	35.5%			
8	63%	47.3%	31.5%			
7	56%	42%	28%			
6	47%	35.3	23.5%			
5	38%	28.5	19%			
4	29%	21.8%	14.5%			
3	20%	15%	10%			
2	10%	7.5%	5%			
1	0%	0%	0%			

#### 7.3.8 Charge Pump

A charge pump is integrated in order to supply a high-side NMOS gate drive voltage. The charge pump requires a capacitor between the VM and VCP pins. Additionally a low ESR ceramic capacitor is required between pins CPH and CPL.




Figure 21. Charge Pump Diagram

Copyright © 2015–2018, Texas Instruments Incorporated

Product Folder Links: *DRV8885* 



#### 7.3.9 LDO Voltage Regulator

An LDO regulator is integrated into the DRV8885. DVDD can be used to provide a reference voltage. For proper operation, bypass DVDD to GND using a ceramic capacitor.

The DVDD output is nominally 3.3 V. When the DVDD LDO current load exceeds 1 mA, the output voltage will drop significantly.

The AVDD pin also requires a bypass capacitor to GND. This LDO is for DRV8885 internal use only.




Figure 22. LDO Diagram

If a digital input needs to be tied permanently high (that is, Mx, DECAY or TRQ), it is preferable to tie the input to DVDD instead of an external regulator. This will save power when VM is not applied or in sleep mode: DVDD is disabled and current will not be flowing through the input pulldown resistors. For reference, logic level inputs have a typical pulldown of 100 k $\Omega$ , and tri-level inputs have a typical pulldown of 60 k $\Omega$ .

#### 7.3.10 Logic and Multi-Level Pin Diagrams

Figure 23 gives the input structure for logic-level pins STEP, DIR, ENABLE, nSLEEP, M1:




Figure 23. Logic-level Input Pin Diagram

Tri-level logic pins M0 and TRQ have the following structure:




Figure 24. Tri-level Input Pin Diagram



Quad-level logic pin DECAY has the following structure:




Figure 25. Quad-level Input Pin Diagram

#### 7.3.11 Protection Circuits

The DRV8885 is fully protected against undervoltage, charge pump undervoltage, overcurrent, and overtemperature events.

#### 7.3.11.1 VM Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the VM undervoltage lockout threshold voltage ( $V_{UVLO}$ ), all FETs in the H-bridge will be disabled, the charge pump will be disabled, the logic will be reset, the DVDD regulator is disabled, and the nFAULT pin will be driven low. Operation will resume when VM rises above the UVLO threshold. The nFAULT pin will be released after operation has resumed. Decreasing VM below this undervoltage threshold will reset the indexer position.

### 7.3.11.2 VCP Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin falls below the charge pump undervoltage lockout threshold voltage, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. Operation will resume when VCP rises above the CPUV threshold. The nFAULT pin will be released after operation has resumed.

#### 7.3.11.3 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than  $t_{\text{OCP}}$ , all FETs in the H-bridge will be disabled and nFAULT will be driven low.

The driver will be re-enabled after the OCP retry period ( $t_{RETRY}$ ) has passed. nFAULT becomes high again at after the retry time. If the fault condition is still present, the cycle repeats. If the fault is no longer present, normal operation resumes and nFAULT remains deasserted.

#### 7.3.11.4 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level operation will automatically resume. The nFAULT pin will be released after operation has resumed.



#### **Table 8. Fault Condition Summary**

FAULT	CONDITION	ERROR REPORT	H-BRIDGE	CHARGE PUMP	INDEXER	DVDD	RECOVERY
VM undervoltage (UVLO)	VM < V <sub>UVLO</sub> (max 7.8 V)	nFAULT	Disabled	Disabled	Disabled	Disabled	VM > V <sub>UVLO</sub> (max 8.0 V)
VCP undervoltage (CPUV)	$VCP < V_{CPUV}$ (typ VM + 2.0 V)	nFAULT	Disabled	Operating	Operating	Operating	$VCP > V_{CPUV}$ (typ VM + 2.7 V)
Overcurrent (OCP)	I <sub>OUT</sub> > I <sub>OCP</sub> (min 2.1 A)	nFAULT	Disabled	Operating	Operating	Operating	t <sub>RETRY</sub>
Thermal Shutdown (TSD)	$T_J > T_{TSD}$ (min 150°C)	nFAULT	Disabled	Operating	Operating	Operating	$T_J < T_{TSD} - T_{HYS}$ ( $T_{HYS}$ typ 20°C)

#### 7.4 Device Functional Modes

The DRV8885 is active unless the nSLEEP pin is brought logic low. In sleep mode the charge pump is disabled, the H-bridge FETs are disabled Hi-Z, and the V3P3 regulator is disabled. Note that t<sub>SLEEP</sub> must elapse after a falling edge on the nSLEEP pin before the device is in sleep mode. The DRV8885 is brought out of sleep mode automatically if nSLEEP is brought logic high. Note that t<sub>WAKE</sub> must elapse before the outputs change state after wake-up.

TI recommends to keep the STEP pin logic low when coming out of nSLEEP or when applying power.

If the ENABLE pin is brought logic low, the H-bridge outputs are disabled, but the internal logic will still be active. A rising edge on STEP will advance the indexer, but the outputs will not change state until ENABLE is asserted.

**Table 9. Functional Modes Summary** 

			-		
	CONDITION	H-BRIDGE	CHARGE PUMP	INDEXER	V3P3
Operating	8 V < VM < 40 V nSLEEP pin = 1 ENABLE pin = 1	Operating	Operating	Operating	Operating
Disabled	8 V < VM < 40 V nSLEEP pin = 1 ENABLE pin = 0	Disabled	Operating	Operating	Operating
Sleep mode	8 V < VM < 40 nSLEEP pin = 0	Disabled	Disabled	Disabled	Disabled
	VM undervoltage (UVLO)	Disabled	Disabled	Disabled	Disabled
Fault encountered	VCP undervoltage (CPUV)	Disabled	Operating	Operating	Operating
rauit encountered	Overcurrent (OCP)	Disabled	Operating	Operating	Operating
	Thermal Shutdown (TSD)	Disabled	Operating	Operating	Operating



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DRV8885 is used in bipolar stepper control.

# 8.2 Typical Application

The following design procedure can be used to configure the DRV8885.




Figure 26. Typical Application Schematic

#### 8.2.1 Design Requirements

Table 10 gives design input parameters for system design.

**Table 10. Design Parameters** 

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	VM	24 V
Motor winding resistance	R <sub>L</sub>	2.6 Ω/phase
Motor winding inductance	Lլ	1.4 mH/phase
Motor full step angle	$\theta_{\sf step}$	1.8°/step
Target microstepping level	n <sub>m</sub>	1/8 step
Target motor speed	V	120 rpm
Target full-scale current	I <sub>FS</sub>	1.0 A



#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Stepper Motor Speed

The first step in configuring the DRV8885 requires the desired motor speed and microstepping level. If the target application requires a constant speed, then a square wave with frequency  $f_{\text{step}}$  must be applied to the STEP pin.

If the target motor speed is too high, the motor will not spin. Make sure that the motor can support the target speed.

For a desired motor speed (v), microstepping level ( $n_m$ ), and motor full step angle ( $\theta_{step}$ ),

$$f_{\text{step}} \text{ (steps/s)} = \frac{\text{v (rpm)} \times 360 (^{\circ}/\text{rot})}{\theta_{\text{step}} (^{\circ}/\text{step}) \times n_{\text{m}} \text{ (steps/microstep)} \times 60 \text{ (s/min)}}$$
(3)

 $\theta_{\text{step}}$  can be found in the stepper motor data sheet, or written on the motor itself.

For the DRV8885, the microstepping level is set by the Mx pins and can be any of the settings in the table below. Higher microstepping will mean a smother motor motion and less audible noise, but will increase switching losses and require a higher fstep to achieve the same motor speed.

 M1
 M0
 STEP MODE

 0
 0
 Full step (2-phase excitation) with 71% current

 0
 1
 1/16 step

 1
 0
 1/2 step

 1
 1
 1/4 step

 0
 Z
 1/8 step

Non-circular 1/2 step

Table 11. Microstepping Indexer Settings

Example: Target 120 rpm at 1/8 microstep mode. The motor is 1.8°/step

Ζ

$$f_{\text{step}} \text{ (steps/s)} = \frac{120 \text{ rpm} \times 360^{\circ} / \text{rot}}{1.8^{\circ} / \text{step} \times 1/8 \text{ steps/microstep} \times 60 \text{ s/min}} = 3.2 \text{ kHz}$$
(4)

#### 8.2.2.2 Current Regulation

In a stepper motor, the full-scale current ( $I_{FS}$ ) is the maximum current driven through either winding. This quantity will depend on the RREF resistor and the TRQ setting. During stepping,  $I_{FS}$  defines the current chopping threshold ( $I_{TRIP}$ ) for the maximum current step.

$$I_{FS} (A) = \frac{A_{RREF} (kA\Omega)}{RREF (k\Omega)} = \frac{30 (kA\Omega) \times TRQ\%}{RREF (k\Omega)}$$
(5)

Note that  $I_{FS}$  must also follow Equation 6 in order to avoid saturating the motor. VM is the motor supply voltage, and  $R_L$  is the motor winding resistance.

$$I_{FS} (A) < \frac{VM (V)}{R_L (\Omega) + 2 \times R_{DS(ON)} (\Omega)}$$
(6)


# 8.2.2.3 Decay Modes

The DRV8885 supports three different decay modes: slow decay, slow/mixed and all mixed decay. The current through the motor windings is regulated using an adjustable fixed-time-off scheme. This means that after any drive phase, when a motor winding current has hit the current chopping threshold ( $I_{TRIP}$ ), the DRV8885 will place the winding in one of the three decay modes for  $t_{OFF}$ . After  $t_{OFF}$ , a new drive phase starts.

The blanking time  $t_{BLANK}$  defines the minimum drive time for the PWM current chopping.  $I_{TRIP}$  is ignored during  $t_{BLANK}$ , so the winding current may overshoot the trip level.



# 8.2.3 Application Curves





# 9 Power Supply Recommendations

The DRV8885 is designed to operate from an input voltage supply (VM) range between 8 V and 35 V. A 0.01 µF ceramic capacitor rated for VM must be placed at each VM pin as close to the DRV8885 as possible. In addition, a bulk capacitor must be included on VM.

### 9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- The power supply's capacitance and ability to source current
- · The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- · The motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.




Figure 31. Example Setup of Motor Drive System With External Power Supply



# 10 Layout

#### 10.1 Layout Guidelines

The VM terminal should be bypassed to GND using a low-ESR ceramic bypass capacitor with a recommended value of 0.01  $\mu$ F rated for VM. This capacitor should be placed as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.

The VM pin must be bypassed to ground using a bulk capacitor rated for VM. This component may be an electrolytic.

A low-ESR ceramic capacitor must be placed in between the CPL and CPH pins. A value of 0.022  $\mu$ F rated for VM is recommended. Place this component as close to the pins as possible.

A low-ESR ceramic capacitor must be placed in between the VM and VCP pins. A value of 0.22  $\mu$ F rated for 16 V is recommended. Place this component as close to the pins as possible.

Bypass AVDD and DVDD to ground with a ceramic capacitor rated 6.3 V. Place this bypassing capacitor as close to the pin as possible.

# 10.2 Layout Example




Figure 32. Layout Recommendation



# 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Calculating Motor Driver Power Dissipation application report
- Texas Instruments, Current Recirculation and Decay Modes application report
- Texas Instruments, Full-Scale Current Adjustment Using a Digital-to-Analog Converter (DAC) application report
- Texas Instruments, DRV8885 Evaluation Module (EVM) User's Guide
- Texas Instruments, PowerPAD™ Made Easy application report
- Texas Instruments, PowerPAD™ Thermally Enhanced Package application report
- Texas Instruments, Understanding Motor Driver Current Ratings application report

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

TEXAS INSTRUMENTS

28-Nov-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8885PWP	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8885	Samples
DRV8885PWPR	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8885	Samples
DRV8885RHRR	ACTIVE	WQFN	RHR	28	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8885	Samples
DRV8885RHRT	ACTIVE	WQFN	RHR	28	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8885	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

28-Nov-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 27-Nov-2018

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficults are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8885PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
DRV8885RHRR	WQFN	RHR	28	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
DRV8885RHRT	WQFN	RHR	28	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1

www.ti.com 27-Nov-2018



\*All dimensions are nominal

7 till difficilities are merminal								
Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
DRV8885PWPR	HTSSOP	PWP	24	2000	367.0	367.0	38.0	
DRV8885RHRR	WQFN	RHR	28	3000	367.0	367.0	35.0	
DRV8885RHRT	WQFN	RHR	28	250	210.0	185.0	35.0	

PWP (R-PDSO-G24)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G24) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-29/AO 01/16

NOTE: A. All linear dimensions are in millimeters


/B\ Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G24)

# PowerPAD™ PLASTIC SMALL OUTLINE




#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



3.5 x 5.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4210249/B





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated