

4-Mbit (1 M × 4) Static RAM

Features

- Pin- and function-compatible with CY7C1046CV33
- High speed□ t_{AA} = 10 ns
- Low active power
 □ I_{CC} = 90 mA @ 10 ns
- Low CMOS standby power
 □ I_{SB2} = 10 mA
- 2.0 V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in lead-free 400-mil-wide 32-pin SOJ package

Functional Description


The CY7C1046DV33^[1] is a high-performance CMOS static RAM organized as 1M words by 4 bits. Easy <u>memory</u> expansion is provided by an <u>acti</u>ve LOW Chip Enable ($\overline{\text{CE}}$), an active LOW Output Enable ($\overline{\text{OE}}$), and tri-state drivers. Writing to the device is <u>ac</u>complished by taking Chip Enable ($\overline{\text{CE}}$) and Write Enable ($\overline{\text{WE}}$) inputs LOW. Data on the four I/O pins (I/O₀ through I/O₃) is then written into the location specified on the address pins (A_0 through A_{19}).

Reading from the device is accomplished by taking Chip Enable (<u>CE</u>) and Output Enable (<u>OE</u>) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The four input/output pins (I/O₀ through I/O₃) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a Write operation (CE LOW, and WE LOW).

The CY7C1046DV33 is available in a standard 400-mil-wide 32-pin SOJ package with center power and ground (revolutionary) pinout.

Logic Block Diagram



Note

^{1.} For guidelines on SRAM system design, please refer to the System Design Guidelines Cypress application note, available on the internet at www.cypress.com.

CY7C1046DV33



Contents

Selection Guide	3
Pin Configuration	3
Maximum Ratings	
Operating Range	4
DC Electrical Characteristics	
Capacitance	4
Thermal Resistance	
AC Test Loads and Waveforms	5
AC Switching Characteristics	
Data Retention Characteristics	
Data Retention Waveform	
Switching Waveforms	
Read Cycle No. 1	7
Read Cycle No. 2 (OE Controlled)	
Write Cycle No. 1 (CF Controlled)	


Write Cycle No. 2 (WE Controlled,	
OE HIGH During Write)	8
Write Cycle No. 3 (WE Controlled, OE LOW)	9
Truth Table	9
Ordering Information	10
Ordering Code Definitions	10
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	13
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
DSoC Solutions	



Selection Guide

	-10	Unit
Maximum access time	10	ns
Maximum operating current	90	mA
Maximum CMOS standby current	10	mA

Pin Configuration





Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature-65 °C to +150 °C Ambient temperature with Supply voltage on $\rm V_{CC}$ to relative $\rm GND^{[2]}......-0.3$ to +4.6 $\rm V$

DC input voltage ^[2]	0.3 V to V _{CC} + 0.3 V
Current into outputs (LOW)	20 mA
Static discharge voltage(per MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}	
Industrial	–40 °C to +85 °C	3.3 V <u>+</u> 0.3 V	

DC Electrical Characteristics

Over the Operating Range

Davamatav	Description	Took Condition	Test Conditions		-10	
Parameter	Description	Test Conditions		Min	Max	Unit
V _{OH}	Output HIGH voltage	V_{CC} = Min, I_{OH} = -4.0 mA		2.4	_	V
V _{OL}	Output LOW voltage	V_{CC} = Min, I_{OL} = 8.0 mA		-	0.4	V
V _{IH}	Input HIGH voltage			2.0	V _{CC} + 0.3	V
V_{IL}	Input LOW voltage ^[2]			-0.3	0.8	V
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$		- 1	+1	μΑ
I _{OZ}	Output leakage current	GND \leq V _{OUT} \leq V _{CC} , output	disabled	– 1	+1	μΑ
I _{CC}	V _{CC} operating supply current	$V_{CC} = Max, f = f_{MAX} = 1/t_{RC}$	100 MHz	-	90	mA
			83 MHz	_	80	
			66 MHz	_	70	mA
			40 MHz	_	60	
I _{SB1}	Automatic CE Power-Down Current —TTL inputs			-	20	mA
I _{SB2}	Automatic CE Power-Down Current —CMOS inputs	$\begin{array}{l} \text{Max V}_{CC}, \ \overline{\text{CE}} \geq \text{V}_{CC} - 0.3 \text{ N} \\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.3 \text{ V, or V}_{\text{IN}} \leq \end{array}$		_	10	mA

Capacitance^[3]

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	8	pF
C _{OUT}	I/O capacitance		8	pF

Thermal Resistance^[3]


Parameter	Description	Test Conditions	SOJ Package	Unit
Θ_{JA}	,	Still Air, soldered on a 3 × 4.5 inch,	53.44	°C/W
$\Theta_{\sf JC}$	Thermal resistance (Junction to Case)	four-layer printed circuit board	38.25	°C/W

- V_{IL} (min) = -2.0 V and V_{IH}(max) = V_{CC} + 2 V for pulse durations of less than 20 ns.
 Tested initially and after any design or process changes that may affect these parameters.

Document Number: 38-05611 Rev. *D Page 4 of 14



AC Test Loads and Waveforms^[4]



Document Number: 38-05611 Rev. *D

Note
4. AC characteristics (except high Z) are tested using the load conditions shown in (a). High Z characteristics are tested for all speeds using the test load shown in (c).



AC Switching Characteristics

Over the Operating Range^[5]

Davamatav	Decembration.	_	10	1114
Parameter	Description	Min	Max	Unit
Read Cycle				
t _{power} ^[6]	V _{CC} (typical) to the first access	100	_	μS
t _{RC}	Read cycle time	10	_	ns
t _{AA}	Address to data valid	_	10	ns
t _{OHA}	Data hold from address change	3	_	ns
t _{ACE}	CE LOW to data valid	-	10	ns
t _{DOE}	OE LOW to data valid	-	5	ns
t _{LZOE}	OE LOW to low Z ^[8]	0	_	ns
t _{HZOE}	OE HIGH to high Z ^[7, 8]	-	5	ns
t _{LZCE}	CE LOW to low Z ^[8]	3	_	ns
t _{HZCE}	CE HIGH to high Z ^[7, 8]	_	5	ns
t _{PU}	CE LOW to power-up	0	_	ns
t _{PD}	CE HIGH to power-down	-	10	ns
Write Cycle ^{[9,} î	10]	<u>.</u>		
t _{WC}	Write cycle time	10	_	ns
t _{SCE}	CE LOW to write end	7	_	ns
t _{AW}	Address set-up to write end	7	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address set-up to write start	0	_	ns
t _{PWE}	WE pulse width	7	_	ns
t _{SD}	Data set-up to write end	5	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{LZWE}	WE HIGH to low Z ^[8]	3	_	ns
t _{HZWE}	WE LOW to high Z ^[7, 8]	_	5	ns

Notes

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
 theometry conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, inpu
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
 The minimum Write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.

Document Number: 38-05611 Rev. *D

Page 6 of 14




Data Retention Characteristics

Over the Operating Range


Parameter	Description	Conditions ^[11]	Min	Max	Unit
V_{DR}	V _{CC} for data retention		2.0	-	V
I _{CCDR}	Data retention current	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$	_	10	mA
t _{CDR} ^[12]	Chip deselect to data retention time	$V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	0	_	ns
t _R ^[13]	Operation recovery time		t _{RC}	-	ns

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[14, 15]



Read Cycle No. 2 (OE Controlled)[15, 16]



- 11. No inputs may exceed V_{CC} + 0.3 V.
 12. Tested initially and after any design or process changes that may affect these parameters.
- 13. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} ≥ 50 μs or stable at V_{CC(min.)} ≥ 50 μs.

 14. Device is continuously selected. OE, CE = V_{IL}.


 15. WE is HIGH for Read cycle.

- 16. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)[17, 18]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[17, 18]



Notes

^{17.} Da<u>fa</u> I/O is high impedance if OE = V_{IH}.


18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

19. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[20]



Truth Table

CE	OE	WE	I/O ₀ – I/O ₃	Mode	Power
Н	Х	X	High Z	Power-down	Standby (I _{SB})
L	L	Н	Data out	Read	Active (I _{CC})
L	Х	L	Data in	Write	Active (I _{CC})
L	Н	Н	High Z	Selected, outputs disabled	Active (I _{CC})


Notes 20. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state. 21. During this period the I/Os are in the output state and input signals should not be applied.



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1046DV33-10VXI	51-85033	32-lead (400-mil) Molded SOJ (Pb-free)	Industrial

Ordering Code Definitions




Please contact your local Cypress sales representative for availability of these parts.



Package Diagram

32-pin (400-Mil) Molded SOJ (51-85033)



51-85033 *C



Acronyms

Acronym	Description			
CMOS	complementary metal oxide semiconductor			
CE	chip enable			
I/O	input/output			
OE	output enable			
SOJ	small outline J-lead			
SRAM	static random access memory			
TTL	transistor-transistor logic			
WE	write enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure			
ns	nano seconds			
V	Volts			
μΑ	micro Amperes			
μs	micro seconds			
mA	milli Amperes			
MHz	Mega Hertz			
pF	pico Farad			
°C	degree Celcius			
W	Watts			
%	percent			



Document History Page

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	307613	See ECN	RKF	New data sheet
*A	397134	See ECN	RXU	Changed from Advance to Preliminary Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed -15 Speed bin Corrected DC voltage limits in maximum ratings section from - 0.5 to - 0.3V and V_{CC} + 0.5V to V_{CC} + 0.3V Redefined I_{CC} values for Com'l and Ind'l temperature ranges I_{CC} (Com'l): Changed from 100, 80 and 70 mA to 90, 80 and 75 mA for 8, 10 and 12ns speed bins respectively I_{CC} (Ind'l): Changed from 80 and 70 mA to 90 and 85 mA for 10 and 12ns speed bins respectively Removed footnote on rise time and added footnote on Operation Recovery Time (I_{RC}) Corrected Typo in Truth Table from (I_{RC}) to (I_{RC}) to (I_{RC}) (I_{R
*B	459072	See ECN	NXR	Converted from Preliminary to Final Removed -8 and -12 speed bins Removed Commercial Operating Range product information Removed the PIn Definition table Changed the Capacitance value of input pins and I/O pins from 6 pF to 8 pl Updated the Thermal Resistance table Updated footnote #7 on High-Z parameter measurement Added footnote #11 Replaced Package Name column with Package Diagram in the Ordering Information table
*C	3059211	10/14/2010	PRAS	Added Ordering Code Definitions. Updated Package Diagram.
*D	3100106	12/02/2010	PRAS	Added Acronyms and Units of Measure. Minor edits and updated in new template.

Document Number: 38-05611 Rev. *D Page 13 of 14



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory

Optical & Image Sensing PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface

cypress.com/go/powerpsoc

cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB

cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2005-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05611 Rev. *D Revised December 2, 2010

Page 14 of 14