

4-Mbit (1 M × 4) Static RAM

Features

- Pin- and function-compatible with CY7C1046B
- High speed□ t_{AA} = 10 ns
- CMOS for optimum speed/power
- Low active power
 □ I_{CC} = 90 mA @ 10 ns
- Low CMOS Standby Power
 □ I_{SB2} = 10 mA
- Data Retention at 2.0 V
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in lead-free 400-mil-wide 32-pin SOJ package

Functional Description


The CY7C1046D^[1] is a high-performance CMOS static RAM organized as 1M words by 4 bits. Easy memory expansion is provided by an <u>acti</u>ve LOW Chip Enable ($\overline{\text{CE}}$), an active LOW Output Enable ($\overline{\text{OE}}$), and tri-state drivers. Writing to the device is <u>ac</u>complished by taking Chip Enable ($\overline{\text{CE}}$) and Write Enable ($\overline{\text{WE}}$) inputs LOW. Data on the four I/O pins (I/O $_0$ through I/O $_3$) is then written into the location specified on the address pins (A_0 through A_{19}).

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The four input/output pins (I/O $_0$ through I/O $_3$) are placed in a high-impedance state when the <u>device</u> is deselected (CE HIGH), the <u>outputs</u> are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1046D is available in a standard 400-mil-wide 32-pin SOJ package with center power and ground (revolutionary) pinout.

Logic Block Diagram



Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.





Contents

| Selection Guide | 3 |
|-----------------------------------|---|
| Pin Configuration | |
| Maximum Ratings | |
| Operating Range | |
| Electrical Characteristics | |
| Capacitance | 4 |
| Thermal Resistance | |
| AC Test Loads and Waveforms | 5 |
| Switching Characteristics | |
| Data Retention Characteristics | |
| Data Retention Waveform | 7 |
| Switching Waveforms | |
| Read Cycle No. 1 | |
| Read Cycle No. 2 (OE Controlled) | |
| Write Cycle No. 1 (CF Controlled) | |

| Write Cycle No. 2 (WE Controlled, | |
|---|----|
| OE HIGH During Write) | g |
| Write Cycle No. 3 (WE Controlled, OE LOW) | 10 |
| Truth Table | 10 |
| Ordering Information | 11 |
| Ordering Code Definitions | 11 |
| Package Diagram | |
| Acronyms | 13 |
| Document Conventions | |
| Units of Measure | |
| Document History Page | 14 |
| Sales, Solutions, and Legal Information | |
| Worldwide Sales and Design Support | |
| Products | |
| PSoC Solutions | |




Selection Guide

| | -10 | Unit |
|-----------------------------------|-----|------|
| Maximum Access Time | 10 | ns |
| Maximum Operating Current | 90 | mA |
| Maximum CMOS Standby Current (mA) | 10 | mA |

Pin Configuration







Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to +150 °C

Ambient temperature with

Supply voltage on $\rm V_{CC}$ to relative $\rm GND^{[2]}.....-0.5~V$ to +6.0 $\rm V$

DC input voltage^[2]......–0.5 V to V_{CC} + 0.5 V

| Current into outputs (LOW) | 20 mA |
|---|----------|
| Static discharge voltage (per MIL-STD-883, method 3015) | > 2001 V |
| Latch-up current | > 200 mA |

Operating Range

| Range | Ambient Temperature | V _{cc} | |
|------------|------------------------|-----------------|--|
| Industrial | –40 °C to +85 °C | 4.5 V–5.5 V | |

Electrical Characteristics

Over the Operating Range

| D | Description Test Conditions | | | | -10 | |
|------------------|---|---|---------|------|-----------------------|----|
| Parameter | Description | Test Conditions | Min | Max | Unit | |
| V _{OH} | Output HIGH voltage | V _{CC} = Min, I _{OH} = -4.0 mA | | 2.4 | _ | V |
| V _{OL} | Output LOW voltage | V _{CC} = Min, I _{OL} = 8.0 mA | | - | 0.4 | V |
| V _{IH} | Input HIGH voltage | | | 2.0 | V _{CC} + 0.5 | V |
| V _{IL} | Input LOW voltage ^[2] | | | -0.5 | 0.8 | V |
| I _{IX} | Input leakage current | $GND \le V_1 \le V_{CC}$ | | -1 | +1 | μА |
| I _{OZ} | Output leakage current | $GND \le V_{OUT} \le V_{CC}$, output disabled | | -1 | +1 | μА |
| I _{CC} | V _{CC} operating supply current | $V_{CC} = Max$, $f = f_{MAX} = 1/t_{RC}$ | 100 MHz | _ | 90 | mA |
| | | | 83 MHz | - | 80 | |
| | | | 66 MHz | - | 70 | |
| | | | 40 MHz | - | 60 | |
| I _{SB1} | Automatic CE Power-Down Current —TTL inputs | | | - | 20 | mA |
| I _{SB2} | Automatic CE Power-Down Current —CMOS inputs | $\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{ V}, \text{ or V}_{\text{IN}} \leq 0.3 \text{ V}, \text{ f = 0} \end{aligned}$ | | - | 10 | mA |

Capacitance^[3]

| Parameter | neter Description Test Conditions | | Max | Unit |
|------------------|-----------------------------------|--|-----|------|
| C _{IN} | Input capacitance | $T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$ | 8 | pF |
| C _{OUT} | I/O capacitance | | 8 | pF |

Thermal Resistance

| Parameter | Description | Test Conditions | SOJ Package | Unit |
|-----------------|---|---|-------------|------|
| Θ_{JA} | | Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board | 53.44 | °C/W |
| Θ _{JC} | Thermal Resistance (Junction to Case) ^[3] | | 38.25 | °C/W |


Notes

- 2. V_{IL} (min) = -2.0 V and V_{IH} (max) = V_{CC} + 2 V for pulse durations of less than 20 ns.
- 3. Tested initially and after any design or process changes that may affect these parameters.

Document Number: 38-05705 Rev. *D Page 4 of 15



AC Test Loads and Waveforms [4]



Note

^{4.} AC characteristics (except high Z) are tested using the load conditions shown in (a). High Z characteristics are tested for all speeds using the test load shown in (c).



Switching Characteristics^[5]

Over the Operating Range

| D | Parameter Description | | I6D-10 | 11.34 |
|--------------------------------|--|----------|--------|-------|
| Parameter Description | | Min | Max | Unit |
| Read Cycle | - | <u> </u> | • | |
| t _{power} | V _{CC} (typical) to the first access ^[6] | 100 | _ | μS |
| t _{RC} | Read cycle time | 10 | - | ns |
| t _{AA} | Address to data valid | _ | 10 | ns |
| t _{OHA} | Data hold from address change | 3 | _ | ns |
| t _{ACE} | CE LOW to data valid | _ | 10 | ns |
| t _{DOE} | OE LOW to data valid | _ | 5 | ns |
| t _{LZOE} | OE LOW to low Z ^[8] | 0 | _ | ns |
| t _{HZOE} | OE HIGH to high Z ^[7, 8] | - | 5 | ns |
| t _{LZCE} | CE LOW to low Z ^[8] | 3 | _ | ns |
| t _{HZCE} | CE HIGH to high Z ^[7, 8] | _ | 5 | ns |
| t _{PU} | CE LOW to power-up | 0 | _ | ns |
| t _{PD} | CE HIGH to power-down | _ | 10 | ns |
| Write Cycle ^[9, 10] | | | • | |
| t _{wc} | Write cycle time | 10 | _ | ns |
| t _{SCE} | CE LOW to write end | 7 | _ | ns |
| t _{AW} | Address set-up to write end | 7 | _ | ns |
| t _{HA} | Address hold from write end | 0 | _ | ns |
| t _{SA} | Address set-up to write start | 0 | _ | ns |
| t _{PWE} | WE pulse width | 7 | _ | ns |
| t _{SD} | Data set-up to write end | 6 | _ | ns |
| HD | Data hold from write end | 0 | _ | ns |
| t _{LZWE} | WE HIGH to low Z ^[8] | 3 | _ | ns |
| t _{HZWE} | WE LOW to high Z ^[7, 8] | _ | 5 | ns |

- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
- the the contraction of time that the power supply should be at stable, typical V_{CC} values until the first memory access can be performed. The theorem is the contraction of the contra
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.

Document Number: 38-05705 Rev. *D Page 6 of 15




Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions ^[11] | Min | Max | Unit |
|----------------------------------|--------------------------------------|--|-----------------|-----|------|
| V_{DR} | V _{CC} for data retention | | 2.0 | - | V |
| I _{CCDR} | Data retention current | $V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$ | _ | 10 | mA |
| t _{CDR} ^[12] | Chip deselect to data retention time | $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$ | 0 | _ | ns |
| t _R ^[13] | Operation recovery time | | t _{RC} | - | ns |

Data Retention Waveform




Notes
11. No inputs may exceed V_{CC} + 0.3 V.
12. Tested initially and after any design or process changes that may affect these parameters.
13. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 50~\mu s$ or stable at $V_{CC(min)} \ge 50~\mu s$.




Switching Waveforms

Read Cycle No. 1^[14, 15]



Read Cycle No. 2 (OE Controlled)[15, 16]



Notes

^{14. &}lt;u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u> = V_{IL}.


15. <u>WE</u> is HIGH for read cycle.

16. Address valid prior to or coincident with <u>CE</u> transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)[17, 18]



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[17, 18]



^{17.} Data I/O is high impedance if OE = V_{IH}.


18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

19. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[20]



Truth Table

| CE | OE | WE | I/O ₀ –I/O ₃ | Mode | Power |
|----|----|----|------------------------------------|----------------------------|----------------------------|
| Н | X | Х | High Z | Power-down | Standby (I _{SB}) |
| L | L | Н | Data Out | Read | Active (I _{CC}) |
| L | Х | L | Data In | Write | Active (I _{CC}) |
| L | Н | Н | High Z | Selected, outputs disabled | Active (I _{CC}) |

Notes

20. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state.


21. During this period the I/Os are in the output state and input signals should not be applied.



Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|-----------------|--------------------|---------------------------------------|--------------------|
| 10 | CY7C1046D-10VXI | 51-85033 | 32-pin (400-Mil) Molded SOJ (Pb-free) | Industrial |

Ordering Code Definitions




Please contact your local Cypress sales representative for availability of these parts.



Package Diagram

32-pin (400-Mil) Molded SOJ (51-85033)



51-85033 *C



Acronyms

| Acronym | Description | | |
|---------|--|--|--|
| CMOS | complementary metal oxide semiconducto | | |
| CE | chip enable | | |
| I/O | input/output | | |
| OE | output enable | | |
| SRAM | static random access memory | | |
| TSOP | thin small-outline package | | |
| TTL | transistor-transistor logic | | |
| VFBGA | very fine-pitch ball grid array | | |
| WE | write enable | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | | |
|--------|-----------------|--|--|--|
| ns | nano seconds | | | |
| V | Volts | | | |
| μs | micro seconds | | | |
| μΑ | micro Amperes | | | |
| mA | milli Amperes | | | |
| MHz | Mega Hertz | | | |
| pF | pico Farad | | | |
| °C | degree Celcius | | | |
| W | Watts | | | |
| % | percent | | | |



Document History Page

| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
|------|-------------------|------------|--------------------|---|
| ** | 307613 | See ECN | RKF | New Data Sheet |
| *A | 399070 | See ECN | NXR | Changed from Advance to Preliminary Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed -20 speed bin Removed L-Version Redefined I_{CC} values for Com'l and Ind'l temperature ranges I_{CC} (Com'l): Changed from 70 and 55 mA to 75 and 70 mA for 12 and 15 ns speed bins respectively I_{CC} (Ind'l): Changed from 80, 70 and 55 mA to 90, 85 and 80 mA for 10, 12 and 15 ns speed bins respectively Added Industrial Operating Range Changed reference voltage level for measurement of Hi-Z parameters from ± 500 mV to ± 200 mV Changed V_{CC} to 3 V in the Input pulse waveform at the AC Test Loads and Waveforms on page # 3 Changed t_{SCE} from 8 to 7 ns for -10 speed bin Added Truth Table Added 10 ns parts in the Ordering Information table Changed part names from V33 to V324 in the Ordering Information Table Shaded Ordering Information Table |
| *B | 459072 3059162 | See ECN | NXR PRAS | Converted from Preliminary to Final. Removed -12 and -15 Speed bins Removed Commercial Operating Range product information. Changed Maximum Rating for supply voltage from 7V to 6V Changed the Capacitance value of input pins and I/O pins from 6 pF to 8 pF Updated the Thermal Resistance table. Changed t _{HZWE} from 6 ns to 5 ns Added footnote #4 and 11 Updated footnote #7 on High-Z parameter measurement Updated the Ordering Information and replaced Package Name column with Package Diagram in the Ordering Information table. Added Ordering Code Definitions. |
| | | | | Updated Package Diagram. |
| *D | 3098812 | 12/01/2010 | PRAS | Added Acronyms and Units of Measure. Minor edits and updated in new template. |

Document Number: 38-05705 Rev. *D Page 14 of 15



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2005-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05705 Rev. *D Revised December 1, 2010

Page 15 of 15