

## Features

- Temperature ranges
  - Commercial: 0 °C to 70°C
- Pin and function compatible with CY7C1041BV33
- High speed
  - $t_{AA} = 8$  ns
- Low active power
  - 360 mW (max)
- 2.0 V data retention
- Automatic power down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  features
- Available in Pb-free 44-pin TSOP II package

## Functional Description

The CY7C1041CV33 is a high performance CMOS static RAM organized as 262,144 words by 16 bits.


To write to the device, take Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins ( $I/O_0$  through  $I/O_7$ ), is written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from IO pins ( $I/O_8$  through  $I/O_{15}$ ) is written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ).

To read from the device, take Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins appear on  $I/O_0$  to  $I/O_7$ . If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory appears on  $I/O_8$  to  $I/O_{15}$ . For more information, see the [Truth Table on page 10](#) for a complete description of Read and Write modes.

The input and output pins ( $I/O_0$  through  $I/O_{15}$ ) are placed in a high impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), the  $\overline{BHE}$  and  $\overline{BLE}$  are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW and  $\overline{WE}$  LOW).

For best practice recommendations, refer to the Cypress application note [AN1064, SRAM System Guidelines](#).

## Logic Block Diagram



## Contents


<b>Selection Guide</b> .....	<b>3</b>	<b>Ordering Information</b> .....	<b>11</b>
<b>Pin Configuration</b> .....	<b>3</b>	Ordering Code Definitions .....	11
<b>Pin Definitions</b> .....	<b>4</b>	<b>Package Diagram</b> .....	<b>12</b>
<b>Maximum Ratings</b> .....	<b>5</b>	<b>Acronyms</b> .....	<b>13</b>
<b>Operating Range</b> .....	<b>5</b>	<b>Document Conventions</b> .....	<b>13</b>
<b>Electrical Characteristics</b> .....	<b>5</b>	Units of Measure .....	13
<b>Capacitance</b> .....	<b>6</b>	<b>Document History Page</b> .....	<b>14</b>
<b>Thermal Resistance</b> .....	<b>6</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>15</b>
<b>AC Test Loads and Waveforms</b> .....	<b>6</b>	Worldwide Sales and Design Support .....	15
<b>Switching Characteristics</b> .....	<b>7</b>	Products .....	15
<b>Switching Waveforms</b> .....	<b>8</b>	PSoC Solutions .....	15
<b>Truth Table</b> .....	<b>10</b>		

**Selection Guide**

Description	-8	Unit
Maximum Access Time	8	ns
Maximum Operating Current	100	mA
Maximum CMOS Standby Current	10	mA

**Pin Configuration**

**Figure 1. 44-pin TSOP II (Top View) <sup>[1]</sup>**



**Note**

1. NC pins are not connected on the die.

**Pin Definitions**

Pin Name	TSOP Pin Number	I/O Type	Description
A <sub>0</sub> -A <sub>17</sub>	1-5, 18-27, 42-44	Input	<b>Address Inputs.</b> Used to select one of the address locations.
I/O <sub>0</sub> -I/O <sub>15</sub>	7-10, 13-16, 29-32, 35-38	Input or Output	<b>Bidirectional Data IO lines.</b> Used as input or output lines depending on operation.
NC	28	No Connect	<b>No Connects.</b> Not connected to the die.
$\overline{WE}$	17	Input or Control	<b>Write Enable Input, Active LOW.</b> When selected LOW, a write is conducted. When deselected HIGH, a read is conducted.
$\overline{CE}$	6	Input or Control	<b>Chip Enable Input, Active LOW.</b> When LOW, selects the chip. When HIGH, deselects the chip.
$\overline{BHE}$ , $\overline{BLE}$	40, 39	Input or Control	<b>Byte Write Select Inputs, Active LOW.</b> $\overline{BHE}$ controls I/O <sub>15</sub> - I/O <sub>8</sub> , $\overline{BLE}$ controls I/O <sub>7</sub> - I/O <sub>0</sub> .
$\overline{OE}$	41	Input or Control	<b>Output Enable, Active LOW.</b> Controls the direction of the I/O pins. When LOW, the IO pins are allowed to behave as outputs. When deasserted HIGH, the I/O pins are tri-stated and act as input data pins.
V <sub>SS</sub>	12, 34	Ground	<b>Ground for the Device.</b> Connected to ground of the system.
V <sub>CC</sub>	11, 33	Power Supply	<b>Power Supply Inputs to the Device.</b>

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ..... -65 °C to +150 °C  
 Ambient Temperature with Power Applied ..... -55 °C to +125 °C  
 Supply Voltage on  $V_{CC}$  Relative to GND<sup>[2]</sup> ... -0.5 V to +4.6 V  
 DC Voltage Applied to Outputs in High Z State<sup>[2]</sup> ..... -0.5 V to  $V_{CC} + 0.5 V$

DC Input Voltage<sup>[2]</sup> ..... -0.5 V to  $V_{CC} + 0.5 V$   
 Current into Outputs (LOW) ..... 20 mA  
 Static Discharge Voltage ..... > 2001 V (MIL-STD-883, Method 3015)  
 Latch Up Current ..... > 200 mA

## Operating Range

Range	Ambient Temperature ( $T_A$ )	$V_{CC}$
Commercial	0 °C to +70 °C	3.3 V ± 10%

## Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	-8		Unit
			Min	Max	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min}$ , $I_{OH} = -4.0 \text{ mA}$	2.4	–	V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min}$ , $I_{OL} = 8.0 \text{ mA}$	–	0.4	V
$V_{IH}$	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	V
$V_{IL}$ <sup>[2]</sup>	Input LOW Voltage		-0.3	0.8	V
$I_{IX}$	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	-1	+1	µA
$I_{OZ}$	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$ , Output disabled	-1	+1	µA
$I_{CC}$	$V_{CC}$ Operating Supply Current	$V_{CC} = \text{Max}$ , $f = f_{MAX} = 1/t_{RC}$	–	100	mA
$I_{SB1}$	Automatic CE Power Down Current — TTL Inputs	Max $V_{CC}$ , $CE \geq V_{IH}$ , $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ , $f = f_{MAX}$	–	40	mA
$I_{SB2}$	Automatic CE Power Down Current — CMOS Inputs	Max $V_{CC}$ , $CE \geq V_{CC} - 0.3 V$ , $V_{IN} \geq V_{CC} - 0.3 V$ , or $V_{IN} \leq 0.3 V$ , $f = 0$	–	10	mA

**Note**

2.  $V_{IL}(\text{min}) = -2.0 V$  and  $V_{IH}(\text{max}) = V_{CC} + 0.5 V$  for pulse durations of less than 20 ns.

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 3.3 V	8	pF
C <sub>OUT</sub>	Output Capacitance		8	pF


## Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	TSOP II	Unit
Θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51	42.96	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		10.75	°C/W

## AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms [3]



**Note**

3. AC characteristics (except High Z) for 10-ns parts are tested using the load conditions shown in Figure 2 (a). All other speeds are tested using the Thevenin load shown in Figure 2 (b). High Z characteristics are tested for all speeds using the test load shown in Figure 2 (d).

## Switching Characteristics

Over the Operating Range <sup>[4]</sup>

Parameter	Description	-8		Unit
		Min	Max	
<b>Read Cycle</b>				
$t_{power}^{[5]}$	$V_{CC}$ (Typical) to the First Access	100	–	$\mu s$
$t_{RC}$	Read Cycle Time	8	–	ns
$t_{AA}$	Address to Data Valid	–	8	ns
$t_{OHA}$	Data Hold from Address Change	3	–	ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid	–	8	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid	–	5	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z <sup>[6]</sup>	0	–	ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[6, 7]</sup>	–	4	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[6]</sup>	3	–	ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[6, 7]</sup>	–	4	ns
$t_{PU}$	$\overline{CE}$ LOW to Power Up	0	–	ns
$t_{PD}$	$\overline{CE}$ HIGH to Power Down	–	8	ns
$t_{DBE}$	Byte Enable to Data Valid	–	5	ns
$t_{LZBE}$	Byte Enable to Low Z	0	–	ns
$t_{HZBE}$	Byte Disable to High Z	–	5	ns
<b>Write Cycle<sup>[8, 9]</sup></b>				
$t_{WC}$	Write Cycle Time	8	–	ns
$t_{SCE}$	$\overline{CE}$ LOW to Write End	6	–	ns
$t_{AW}$	Address Setup to Write End	6	–	ns
$t_{HA}$	Address Hold from Write End	0	–	ns
$t_{SA}$	Address Setup to Write Start	0	–	ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	6	–	ns
$t_{SD}$	Data Setup to Write End	4	–	ns
$t_{HD}$	Data Hold from Write End	0	–	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z <sup>[6]</sup>	3	–	ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[6, 7]</sup>	–	4	ns
$t_{BW}$	Byte Enable to End of Write	6	–	ns

### Notes

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, and input pulse levels of 0 to 3.0 V.
- $t_{POWER}$  gives the minimum amount of time that the power supply is at typical  $V_{CC}$  values until the first memory access is performed.
- At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZBE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device.
- $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZBE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (d) of Figure 2 on page 6. Transition is measured  $\pm 500$  mV from steady state voltage.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW,  $\overline{WE}$  LOW, and  $\overline{BHE}/\overline{BLE}$  LOW.  $\overline{CE}$ ,  $\overline{WE}$ , and  $\overline{BHE}/\overline{BLE}$  must be LOW to initiate a write. The transition of these signals terminate the write. The input data setup and hold timing is referenced to the leading edge of the signal that terminates the write.
- The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .

### Switching Waveforms

Figure 3. Read Cycle No. 1 (Address Transition Controlled)<sup>[10, 11]</sup>





Figure 4. Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[11, 12]</sup>



**Notes**

- 10. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IL}$ .
- 11.  $\overline{WE}$  is HIGH for read cycle.
- 12. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.



Switching Waveforms (continued)

Figure 5. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)<sup>[13, 14]</sup>





Figure 6. Write Cycle No. 2 ( $\overline{\text{BLE}}$  or  $\overline{\text{BHE}}$  Controlled)




Notes

13. Data IO is high impedance if  $\overline{\text{OE}}$ ,  $\overline{\text{BHE}}$ , and/or  $\overline{\text{BLE}} = V_{IH}$ .

14. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high impedance state.

Switching Waveforms (continued)

Figure 7. Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)



Truth Table

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{BLE}$	$\overline{BHE}$	I/O <sub>0</sub> - I/O <sub>7</sub>	I/O <sub>8</sub> - I/O <sub>15</sub>	Mode	Power
H	X	X	X	X	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	H	L	L	Data Out	Data Out	Read - All Bits	Active (I <sub>CC</sub> )
			L	H	Data Out	High Z	Read - Lower Bits Only	Active (I <sub>CC</sub> )
			H	L	High Z	Data Out	Read - Upper Bits Only	Active (I <sub>CC</sub> )
L	X	L	L	L	Data In	Data In	Write - All Bits	Active (I <sub>CC</sub> )
			L	H	Data In	High Z	Write - Lower Bits Only	Active (I <sub>CC</sub> )
			H	L	High Z	Data In	Write - Upper Bits Only	Active (I <sub>CC</sub> )
L	H	H	X	X	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	X	X	H	H	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

## Ordering Information


Cypress offers other versions of this type of product in many different configurations and features. The below table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at [www.cypress.com](http://www.cypress.com) and refer to the product summary page at <http://www.cypress.com/products> or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <http://www.cypress.com/go/datasheet/offices>.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
8	CY7C1041CV33-8ZSXC	51-85087	44-pin Thin Small Outline Package Type II (Pb-free)	Commercial

Please contact your local Cypress sales representative for availability of these parts


## Ordering Code Definitions



Package Diagram

Figure 8. 44-pin Thin Small Outline Package Type II, 51-85087

44 Lead TSOP TYPE II – STANDARD



51-85087 \*C

## Acronyms

Acronym	Description
$\overline{CE}$	Chip Enable
CMOS	complementary metal oxide semiconductor
FBGA	fine-pitch ball grid array
I/O	input/output
$\overline{OE}$	Output Enable
SOJ	Small Outline J-lead
SRAM	static random access memory
TSOP	thin small outline package
TTL	transistor-transistor logic
$\overline{WE}$	Write Enable

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
$\Omega$	ohms
ns	nano seconds
V	Volts
$\mu$ s	micro seconds
$\mu$ A	micro Amperes
mA	milli Amperes
mm	milli meter
ms	milli seconds
MHz	Mega Hertz
pF	pico Farad
%	percent
mW	milli Watts
W	Watts
$^{\circ}$ C	degree Celcius

Document History Page

Document Title: CY7C1041CV33, 4-Mbit (256 K × 16) Static RAM				
Document Number: 38-05134				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109513	12/13/01	HGK	New Data Sheet
*A	112440	12/20/01	BSS	Updated 51-85106 from revision *A to *C
*B	112859	03/25/02	DFP	Added CY7C1042CV33 in BGA package Removed 1042 BGA option pin ACC Final Data Sheet
*C	116477	09/16/02	CEA	Add applications foot note to data sheet
*D	119797	10/21/02	DFP	Added 20-ns speed bin
*E	262949	See ECN	RKF	1) Added Lead (Pb)-Free parts in the Ordering info (Page #9) 2) Added Automotive Specs to Datasheet
*F	361795	See ECN	SYT	Added Pb-Free offerings in the Ordering Information
*G	435387	See ECN	NXR	Removed -8 Speed bin from Product offering. Corrected typo in description for BHE/BLE in pin definitions table on Page# 3 corrected their Pin name from OE2 to OE. Included the Maximum Ratings for Static Discharge Voltage and Latch up Current. Changed the description of I <sub>IX</sub> current from Input Load Current to Input Leakage Current Added note# 4 on page# 4 Updated the Ordering Information table
*H	499153	See ECN	NXR	Added Automotive-A Operating Range Changed t <sub>power</sub> value from 1 μs to 100 μs Updated Ordering Information table
*I	2104110	See ECN	VKN/AESA	Added Automotive-E specs for 12 ns speed Updated Ordering Information table
*J	2897141	03/22/10	AJU/VIVG	Removed inactive parts. Updated package diagrams.
*K	3072834	11/12/2010	PRAS	Removed inactive parts. Added <a href="#">Ordering Code Definitions on page 11.</a>
*L	3186840	03/03/2011	PRAS	Updated <a href="#">Features</a> . Updated <a href="#">Selection Guide</a> (Added -8 ns speed grade devices and removed -10 ns, -12 ns, -15 ns and -20 ns speed grade devices). Removed Figure “48-Ball FBGA Pinout (Top View)” and renamed Figure “44-Pin SOJ/TSOP II (Top View)” as “44-pin TSOP II (Top View)” in <a href="#">Pin Configuration</a> . Updated <a href="#">Pin Definitions</a> (Deleted the column “BGA Pin Number” and renamed the column “SOJ, TSOP Pin Number” as “TSOP Pin Number”). Updated <a href="#">Operating Range</a> Updated <a href="#">Electrical Characteristics</a> (Added -8 ns speed grade devices and removed -10 ns, -12 ns, -15 ns and -20 ns speed grade devices). Updated <a href="#">Thermal Resistance</a> (Deleted the columns SOJ and FBGA). Updated <a href="#">Switching Characteristics</a> (Added -8 ns speed grade devices and removed -10 ns, -12 ns, -15 ns and -20 ns speed grade devices). Updated <a href="#">Ordering Information</a> (Added new speed bin (-8 ns speed grade devices) and removed -10 ns, -12 ns, -15 ns and -20 ns speed grade devices). Added <a href="#">Acronyms</a> and <a href="#">Units of Measure</a> . Dislodged Automotive information to new datasheet (001-67307) Removed SOJ and FBGA package related information in all instances in the document. Updated in new template.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

<a href="#">Automotive</a>	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
<a href="#">Clocks &amp; Buffers</a>	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
<a href="#">Interface</a>	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
<a href="#">Lighting &amp; Power Control</a>	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a> <a href="http://cypress.com/go/plc">cypress.com/go/plc</a>
<a href="#">Memory</a>	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
<a href="#">Optical &amp; Image Sensing</a>	<a href="http://cypress.com/go/image">cypress.com/go/image</a>
<a href="#">PSoC</a>	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
<a href="#">Touch Sensing</a>	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
<a href="#">USB Controllers</a>	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
<a href="#">Wireless/RF</a>	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 5

---

© Cypress Semiconductor Corporation, 2001-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.