



High Speed Multi Phase PLL Clock Buffer

Features

- 500 ps Max Total Timing Budget (TTB[™]) window
- 12 MHz to 100 MHz (CY7B993V), or 24 MHz to 200 MHz (CY7B994V) Input/Output Operation
- Matched Pair Output Skew < 200 ps
- Zero Input-to-Output Delay
- 18 LVTTTL Outputs Driving 50Ω Terminated Lines
- 16 Outputs at 200 MHz: Commercial Temperature
- 6 Outputs at 200 MHz: Industrial Temperature
- 3.3V LVTTTL/LVPECL, Fault-tolerant, and Hot Insertable Reference Inputs
- Phase Adjustments in 625 ps/1300 ps Steps Up to ± 10.4 ns
- Multiply/Divide Ratios of 1–6, 8, 10, 12
- Individual Output Bank Disable
- Output High Impedance Option for Testing Purposes
- Fully Integrated Phase Locked Loop (PLL) with Lock Indicator
- <50-ps Typical Cycle-to-Cycle Jitter
- Single 3.3V ± 10% Supply
- 100-pin TQFP Package
- 100-pin BGA Package

Functional Description


The CY7B993V and CY7B994V High-speed Multi-phase PLL Clock Buffers offer user selectable control over system clock functions. This multiple output clock driver provides the system integrator with functions necessary to optimize the timing of high-performance computer and communication systems.

These devices feature a guaranteed maximum TTB window specifying all occurrences of output clocks with respect to the input reference clock across variations in output frequency, supply voltage, operating temperature, input edge rate, and process.

Eighteen configurable outputs each drive terminated transmission lines with impedances as low as 50Ω while delivering minimal and specified output skews at LVTTTL levels. The outputs are arranged in five banks. Banks 1 to 4 of four outputs allow a divide function of 1 to 12, while simultaneously allowing phase adjustments in 625 ps to 1300 ps increments up to 10.4 ns. One of the output banks also includes an independent clock invert function. The feedback bank consists of two outputs, which allows divide-by functionality from 1 to 12 and limited phase adjustments. Any one of these eighteen outputs can be connected to the feedback input as well as driving other inputs.

Selectable reference input is a fault tolerance feature that allows smooth change-over to secondary clock source, when the primary clock source is not in operation. The reference inputs and feedback inputs are configurable to accommodate both LVTTTL or Differential (LVPECL) inputs. The completely integrated PLL reduces jitter and simplifies board layout.

Logic Block Diagram




Contents

Features	1	Absolute Maximum Conditions	10
Functional Description	1	Operating Range	10
Logic Block Diagram	2	Electrical Characteristics	10
Contents	3	Switching Characteristics	11
Pinouts	4	AC Timing Diagrams	13
Block Diagram Description	6	Ordering Information	14
Phase Frequency Detector and Filter.....	6	Package Diagrams	15
VCO, Control Logic, Divider, and Phase Generator.....	6	Document History Page	17
Time Unit Definition	7	Sales, Solutions, and Legal Information	18
Divide and Phase Select Matrix	7	Worldwide Sales and Design Support.....	18
Output Disable Description.....	8	Products	18
INV3 Pin Function	9	PSoC Solutions	18
Lock Detect Output Description.....	9		
Factory Test Mode Description	9		
Safe Operating Zone	9		

Pinouts

Figure 1. Pin Diagram – 100-Pin TQFP



Pinouts (continued)

Figure 2. Pin Diagram – 100-Pin BGA

	1	2	3	4	5	6	7	8	9	10
A	1QB1	1QB0	1QA1	1QA0	QFA0	QFA1	FBKB+	VCCQ	FBKA–	FBKA+
B	VCCN	VCCN	VCCN	VCCN	VCCN	VCCN	VCCQ	FBKB–	FBSEL	REFA+
C	GND	GND	GND	GND	GND	GND	VCCQ	GND	GND	REFA–
D	LOCK	4F0 (3_level)	3F1 (3_level)	GND	FBDS1 (3_level)	FBDS0 (3_level)	2F0 (3_level)	VCCQ	REFSEL	REFB–
E	4QB1	VCCN	4DS1 (3_level)	GND	3F0 (3_level)	4F1 (3_level)	GND	FS (3_level)	VCCN	REFB+
F	4QB0	VCCN	3DS1 (3_level)	GND	GND	GND	GND	FBF0 (3_level)	VCCN	2QA0
G	4QA1	2DS1 (3_level)	VCCQ	GND	GND	GND	GND	VCCQ	1F0 (3_level)	2QA1
H	4QA0	1DS1 (3_level)	1DS0 (3_level)	VCCQ	GND	GND	VCCQ	OUTPUT MODE (3_level)	FBDIS	2QB0
J	4DS0 (3_level)	3DS0 (3_level)	2DS0 (3_level)	DIS1	VCCN	VCCN	GND	INV3 (3_level)	DIS3	2QB1
K	2F1 (3_level)	1F1 (3_level)	DIS2	VCCN	3QA0	3QA1	GND	3QB0	3QB1	DIS4

Table 1. Pin Definition ^[1]

Pin Name	I/O	Pin Type	Pin Description
FBSEL	Input	LVTTTL	Feedback Input Select. When LOW, FBKA inputs are selected. When HIGH, the FBKB inputs are selected. This input has an internal pull-down.
FBKA+, FBKA– FBKB+, FBKB–	Input	LVTTTL/ LVDIFF	Feedback Inputs. One pair of inputs selected by the FBSEL is used to feedback the clock output xQn to the phase detector. The PLL operates such that the rising edges of the reference and feedback signals are aligned in both phase and frequency. These inputs can operate as differential PECL or single-ended TTL inputs. When operating as a single-ended LVTTTL input, the complementary input must be left open.
REFA+, REFA– REFB+, REFB–	Input	LVTTTL/ LVDIFF	Reference Inputs. These inputs can operate as differential PECL or single-ended TTL reference inputs to the PLL. When operating as a single-ended LVTTTL input, the complementary input must be left open.
REFSEL	Input	LVTTTL	Reference Select Input. The REFSEL input controls how the reference input is configured. When LOW, it uses the REFA pair as the reference input. When HIGH, it uses the REFB pair as the reference input. This input has an internal pull-down.
FS	Input	3-level Input	Frequency Select. This input must be set according to the nominal frequency (f_{NOM}) (see Table 2).
FBF0	Input	3-level Input	Feedback Output Phase Function Select. This input determines the phase function of the Feedback bank's QFA[0:1] outputs (see Table 4).

Note

- For all three-state inputs, HIGH indicates a connection to V_{CC} , LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry holds an unconnected input to $V_{CC}/2$.

Table 1. Pin Definition (continued)^[1]

Pin Name	I/O	Pin Type	Pin Description
FBDS[0:1]	Input	3-level Input	Feedback Divider Function Select. These inputs determine the function of the QFA0 and QFA1 outputs (see Table 5).
FBDIS	Input	LVTTL	Feedback Disable. This input controls the state of QFA[0:1]. When HIGH, the QFA[0:1] is disabled to the “HOLD-OFF” or “High Z” state; the disable state is determined by OUTPUT_MODE. When LOW, the QFA[0:1] is enabled (see Table 6). This input has an internal pull-down.
[1:4]F[0:1]	Input	3-level Input	Output Phase Function Select. Each pair controls the phase function of the respective bank of outputs (see Table 4).
[1:4]DS[0:1]	Input	3-level Input	Output Divider Function Select. Each pair controls the divider function of the respective bank of outputs (see Table 5).
DIS[1:4]	Input	LVTTL	Output Disable. Each input controls the state of the respective output bank. When HIGH, the output bank is disabled to the “HOLD-OFF” or “High Z” state; the disable state is determined by OUTPUT_MODE. When LOW, the [1:4]Q[A:B][0:1] is enabled (see Table 6). These inputs each have an internal pull-down.
INV3	Input	3-level Input	Invert Mode. This input only affects Bank 3. When this input is LOW, each matched output pair becomes complementary (3QA0+, 3QA1–, 3QB0+, 3QB1–). When this input is HIGH, all four outputs in the same bank are inverted. When this input is MID all four outputs are non inverting.
LOCK	Output	LVTTL	PLL Lock Indicator. When HIGH, this output indicates the internal PLL is locked to the reference signal. When LOW, the PLL is attempting to acquire lock.
OUTPUT_MODE	Input	3-Level Input	Output Mode. This pin determines the clock outputs’ disable state. When this input is HIGH, the clock outputs disable to high impedance (High Z). When this input is LOW, the clock outputs disable to “HOLD-OFF” mode. When in MID, the device enters factory test mode.
QFA[0:1]	Output	LVTTL	Clock Feedback Output. This pair of clock outputs is intended to be connected to the FB input. These outputs have numerous divide options and three choices of phase adjustments. The function is determined by the setting of the FBDS[0:1] pins and FBF0.
[1:4]Q[A:B][0:1]	Output	LVTTL	Clock Output. These outputs provide numerous divide and phase select functions determined by the [1:4]DS[0:1] and [1:4]F[0:1] inputs.
VCCN		PWR	Output Buffer Power. Power supply for each output pair.
VCCQ		PWR	Internal Power. Power supply for the internal circuitry.
GND		PWR	Device Ground.

Block Diagram Description

Phase Frequency Detector and Filter

These two blocks accept signals from the REF inputs (REFA+, REFA–, REFB+, or REFB–) and the FB inputs (FBKA+, FBKA–, FBKB+, or FBKB–). Correction information is then generated to control the frequency of the voltage-controlled oscillator (VCO). These two blocks, along with the VCO, form a PLL that tracks the incoming REF signal.

The CY7B993V/994V have a flexible REF and FB input scheme. These inputs allow the use of either differential LVPECL or single-ended LVTTL inputs. To configure as single-ended LVTTL inputs, the complementary pin must be left open (internally pulled to 1.5V). The other input pin can then be used as an LVTTL input. The REF inputs are also tolerant to hot insertion.

The REF inputs can be changed dynamically. When changing from one reference input to the other of the same frequency, the PLL is optimized to ensure that the clock output period is not less than the calculated system budget ($t_{MIN} = t_{REF}$ (nominal reference clock period) – t_{CCJ} (cycle-to-cycle jitter) – t_{PDEV} (Max period deviation)) while reacquiring the lock.

VCO, Control Logic, Divider, and Phase Generator

The VCO accepts analog control inputs from the PLL filter block. The FS control pin setting determines the nominal operational frequency range of the divide by one output (f_{NOM}) of the device. f_{NOM} is directly related to the VCO frequency. There are two versions: a low-speed device (CY7B993V) where f_{NOM} ranges from 12 MHz to 100 MHz, and a high-speed device (CY7B994V) that ranges from 24 MHz to 200 MHz. The FS setting for each device is shown in [Table 2](#).

The f_{NOM} frequency is seen on “divide-by-one” outputs. For the CY7B994V, the upper f_{NOM} range extends from 96 MHz to 200 MHz.

Table 2. Frequency Range Select

FS ^[2]	CY7B993V		CY7B994V	
	f _{NOM} (MHz)		f _{NOM} (MHz)	
	Min	Max	Min	Max
LOW	12	26	24	52
MID	24	52	48	100
HIGH	48	100	96	200

Time Unit Definition

Selectable skew is in discrete increments of time unit (t_U). The value of a t_U is determined by the FS setting and the maximum nominal output frequency. The equation to be used to determine the t_U value is as follows:

$$t_U = 1/(f_{NOM} * N)$$

N is a multiplication factor which is determined by the FS setting. f_{NOM} is nominal frequency of the device. N is defined in Table 3.

Table 3. N Factor Determination

FS	CY7B993V		CY7B994V	
	N	f _{NOM} (MHz) at which t _U = 1.0 ns	N	f _{NOM} (MHz) at which t _U = 1.0 ns
LOW	64	15.625	32	31.25
MID	32	31.25	16	62.5
HIGH	16	62.5	8	125

Divide and Phase Select Matrix

The Divide and Phase Select Matrix is comprised of five independent banks: four banks of clock outputs and one bank for feedback. Each clock output bank has two pairs of low-skew, high-fanout output buffers ([1:4]Q[A:B][0:1]), two phase function select inputs ([1:4]F[0:1]), two divider function selects ([1:4]DS[0:1]), and one output disable (DIS[1:4]).

The feedback bank has one pair of low-skew, high-fanout output buffers (QFA[0:1]). One of these outputs may connect to the selected feedback input (FBK[A:B]±). This feedback bank also has one phase function select input (FBF0), two divider function selects FSDS[0:1], and one output disable (FBDIS).

The phase capabilities that are chosen by the phase function select pins are shown in Table 4. The divide capabilities for each bank are shown in Table 5.

Table 4. Output Skew Select Function

Function Selects		Output Skew Function				
[1:4]F1	[1:4]F0 and FBF0	Bank1	Bank2	Bank3	Bank4	Feed-back Bank
LOW	LOW	-4t _U	-4t _U	-8t _U	-8t _U	-4t _U
LOW	MID	-3t _U	-3t _U	-7t _U	-7t _U	NA
LOW	HIGH	-2t _U	-2t _U	-6t _U	-6t _U	NA
MID	LOW	-1t _U	-1t _U	BK1 ^[3]	BK1 ^[3]	NA
MID	MID	0t _U	0t _U	0t _U	0t _U	0t _U
MID	HIGH	+1t _U	+1t _U	BK2 ^[3]	BK2 ^[3]	NA
HIGH	LOW	+2t _U	+2t _U	+6t _U	+6t _U	NA
HIGH	MID	+3t _U	+3t _U	+7t _U	+7t _U	NA
HIGH	HIGH	+4t _U	+4t _U	+8t _U	+8t _U	+4t _U

Table 5. Output Divider Function


Function Selects		Output Divider Function				
[1:4]DS1 and FBDS1	[1:4]DS0 and FBDS0	Bank1	Bank2	Bank3	Bank4	Feed-back Bank
LOW	LOW	/1	/1	/1	/1	/1
LOW	MID	/2	/2	/2	/2	/2
LOW	HIGH	/3	/3	/3	/3	/3
MID	LOW	/4	/4	/4	/4	/4
MID	MID	/5	/5	/5	/5	/5
MID	HIGH	/6	/6	/6	/6	/6
HIGH	LOW	/8	/8	/8	/8	/8
HIGH	MID	/10	/10	/10	/10	/10
HIGH	HIGH	/12	/12	/12	/12	/12

Figure 3 illustrates the timing relationship of programmable skew outputs. All times are measured with respect to REF with the output used for feedback programmed with 0t_U skew. The PLL naturally aligns the rising edge of the FB input and REF input. If the output used for feedback is programmed to another skew position, then the whole t_U matrix shifts with respect to REF. For example, if the output used for feedback is programmed to shift -8t_U, then the whole matrix is shifted forward in time by 8t_U. Thus an output programmed with 8t_U of skew is effectively skewed 16t_U with respect to REF.

Notes

- The level to be set on FS is determined by the "nominal" operating frequency (f_{NOM}) of the V_{CO} and Phase Generator. f_{NOM} always appears on an output when the output is operating in the undivided mode. The REF and FB are at f_{NOM} when the output connected to FB is undivided.
- BK1, BK2 denotes following the skew setting of Bank1 and Bank2, respectively.

Figure 3. Typical Outputs with FB Connected to a Zero-Skew Output⁴



Output Disable Description

The feedback Divide and Phase Select Matrix Bank has two outputs, and each of the four Divide and Phase Select Matrix Banks have four outputs. The outputs of each bank can be independently put into a HOLD-OFF or high impedance state. The combination of the OUTPUT_MODE and DIS[1:4]/FBDIS inputs determines the clock outputs' state for each bank. When the DIS[1:4]/FBDIS is LOW, the outputs of the corresponding bank is enabled. When the DIS[1:4]/FBDIS is HIGH, the outputs for that bank is disabled to a high impedance (High Z) or HOLD-OFF state depending on the OUTPUT_MODE input. Table 6 defines the disabled output functions.

The HOLD-OFF state is intended to be a power saving feature. An output bank is disabled to the HOLD-OFF state in a maximum of six output clock cycles from the time when the disable input (DIS[1:4]/FBDIS) is HIGH. When disabled to the HOLD-OFF

state, non-inverting outputs are driven to a logic LOW state on its falling edge. Inverting outputs are driven to a logic HIGH state on its rising edge. This ensures the output clocks are stopped without glitch. When a bank of outputs is disabled to High Z state, the respective bank of outputs go High Z immediately.

Table 6. DIS[1:4]/FBDIS Pin Functionality

OUTPUT_MODE	DIS[1:4]/FBDIS	Output Mode
HIGH/LOW	LOW	ENABLED
HIGH	HIGH	HIGH Z
LOW	HIGH	HOLD-OFF
MID	X	FACTORY TEST

Note

4. FB connected to an output selected for "Zero" skew (i.e., FBF0 = MID or XF[1:0] = MID).

INV3 Pin Function

Bank3 has signal invert capability. The four outputs of Bank3 act as two pairs of complementary outputs when the INV3 pin is driven LOW. In complementary output mode, 3QA0 and 3QB0 are non-inverting; 3QA1 and 3QB1 are inverting outputs. All four outputs are inverted when the INV3 pin is driven HIGH. When the INV3 pin is left in MID, the outputs do not invert. Inversion of the outputs are independent of the skew and divide functions. Therefore, clock outputs of Bank3 can be inverted, divided, and skewed at the same time.

Lock Detect Output Description

The LOCK detect output indicates the lock condition of the integrated PLL. Lock detection is accomplished by comparing the phase difference between the reference and feedback inputs. Phase error is declared when the phase difference between the two inputs is greater than the specified device propagation delay limit (t_{PD}).

When in the locked state, after four or more consecutive feedback clock cycles with phase-errors, the LOCK output is forced LOW to indicate out-of-lock state.

When in the out-of-lock state, 32 consecutive phase-errorless feedback clock cycles are required to allow the LOCK output to indicate lock condition (LOCK = HIGH).

If the feedback clock is removed after LOCK has gone HIGH, a "Watchdog" circuit is implemented to indicate the out-of-lock condition after a time-out period by deasserting LOCK LOW. This time out period is based upon a divided down reference clock.

This assumes that there is activity on the selected REF input. If there is no activity on the selected REF input then the LOCK detect pin may not accurately reflect the state of the internal PLL.

Factory Test Mode Description

The device enters factory test mode when the OUTPUT_MODE is driven to MID. In factory test mode, the device operates with its internal PLL disconnected; input level supplied to the reference input is used in place of the PLL output. In TEST mode the selected FB input(s) must be tied LOW. All functions of the device are still operational in factory test mode except the internal PLL and output bank disables. The OUTPUT_MODE input is designed to be a static input. Dynamically toggling this input from LOW to HIGH may temporarily cause the device to go into factory test mode (when passing through the MID state).

Factory Test Reset


When in factory test mode (OUTPUT_MODE = MID), the device can be reset to a deterministic state by driving the DIS4 input

HIGH. When the DIS4 input is driven HIGH in factory test mode, all clock outputs go to High Z; after the selected reference clock pin has five positive transitions, all the internal finite state machines (FSM) are set to a deterministic state. The deterministic state of the state machines depend on the configurations of the divide selects, skew selects, and frequency select input. All clock outputs stay in high impedance mode and all FSMs stay in the deterministic state until DIS4 is deasserted. When DIS4 is deasserted (with OUTPUT_MODE still at MID), the device re-enters factory test mode.

Safe Operating Zone

Figure 4 illustrates the operating condition at which the device does not exceed its allowable maximum junction temperature of 150 °C. Figure 4 shows the maximum number of outputs that can operate at 185 MHz (with 25 pF load and no air flow) or 200 MHz (with 10 pF load and no air flow) at various ambient temperatures. At the limit line, all other outputs are configured to divide-by-two (i.e., operating at 92.5 MHz) or lower frequencies. The device operates below maximum allowable junction temperature of 150 °C when its configuration (with the specified constraints) falls within the shaded region (safe operating zone). Figure 4 shows that at 85 °C, the maximum number of outputs that can operate at 200 MHz is 6; and at 70 °C, the maximum number of outputs that can operate at 185 MHz is 16 (with 25 pF load and 0-m/s air flow).

Figure 4. Typical Safe Operating Zone



Absolute Maximum Conditions

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.^[5]

Storage Temperature	-50°C to +125°C
Ambient Temperature with Power Applied	-40°C to +125°C
Supply Voltage to Ground Potential.....	-0.5V to +4.6V
DC Input Voltage	-0.3V to V _{CC} +0.5V

Output Current into Outputs (LOW).....	40 mA
Static Discharge Voltage.....	> 1100V (per MIL-STD-883, Method 3015)
Latch up Current.....	> ±200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	-40°C to +85°C	3.3V ± 10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min	Max	Unit	
LVTTTL Compatible Output Pins (QFA[0:1], [1:4]Q[A:B][0:1], LOCK)						
V _{OH}	LVTTTL HIGH Voltage	QFA[0:1], [1:4]Q[A:B][0:1]	V _{CC} = Min, I _{OH} = -30 mA	2.4	-	V
		LOCK	I _{OH} = -2 mA, V _{CC} = Min	2.4	-	V
V _{OL}	LVTTTL LOW Voltage	QFA[0:1], [1:4]Q[A:B][0:1]	V _{CC} = Min, I _{OL} = 30 mA	-	0.5	V
		LOCK	I _{OL} = 2 mA, V _{CC} = Min	-	0.5	V
I _{OZ}	High impedance State Leakage Current		-100	100	µA	
LVTTTL Compatible Input Pins (FBKA±, FBKB±, REFA±, REFB±, FBSEL, REFSEL, FBDIS, DIS[1:4])						
V _{IH}	LVTTTL Input HIGH	FBK[A:B]±, REF[A:B]±	Min ≤ V _{CC} ≤ Max	2.0	V _{CC} + 0.3	V
		REFSEL, FBSEL, FBDIS, DIS[1:4]		2.0	V _{CC} + 0.3	V
V _{IL}	LVTTTL Input LOW	FBK[A:B]±, REF[A:B]±	Min ≤ V _{CC} ≤ Max	-0.3	0.8	V
		REFSEL, FBSEL, FBDIS, DIS[1:4]		-0.3	0.8	V
I _I	LVTTTL V _{IN} > V _{CC}	FBK[A:B]±, REF[A:B]±	V _{CC} = GND, V _{IN} = 3.63V	-	100	µA
I _{IH}	LVTTTL Input HIGH Current	FBK[A:B]±, REF[A:B]±	V _{CC} = Max, V _{IN} = V _{CC}	-	500	µA
		REFSEL, FBSEL, FBDIS, DIS[1:4]	V _{IN} = V _{CC}	-	500	µA
I _{IL}	LVTTTL Input LOW Current	FBK[A:B]±, REF[A:B]±	V _{CC} = Max, V _{IN} = GND	-500	-	µA
		REFSEL, FBSEL, FBDIS, DIS[1:4]		-500	-	µA
Three-level Input Pins (FBF0, FBDS[0:1], [1:4]F[0:1], [1:4]DS[0:1], FS, OUTPUT_MODE(TEST))						
V _{IHH}	Three-level Input HIGH ^[6]		Min ≤ V _{CC} ≤ Max	0.87*V _{CC}	-	V
V _{IMM}	Three-level Input MID ^[6]		Min ≤ V _{CC} ≤ Max	0.47*V _{CC}	0.53*V _{CC}	V
V _{ILL}	Three-level Input LOW ^[6]		Min ≤ V _{CC} ≤ Max	-	0.13*V _{CC}	V
I _{IHH}	Three-level Input HIGH Current	Three-level input pins excl. FBF0	V _{IN} = V _{CC}	-	200	µA
		FBF0		-	400	µA
I _{IMM}	Three-level Input MID Current	Three-level input pins excl. FBF0	V _{IN} = V _{CC} /2	-50	50	µA
		FBF0		-100	100	µA
I _{ILL}	Three-level Input LOW Current	Three-level input pins excl. FBF0	V _{IN} = GND	-200	-	µA
		FBF0		-400	-	µA
LVDIFF Input Pins (FBK[A:B]±, REF[A:B]±)						
V _{DIFF}	Input Differential Voltage			400	V _{CC}	mV
V _{IHHP}	Highest Input HIGH Voltage			1.0	V _{CC}	V
V _{ILLP}	Lowest Input LOW Voltage			GND	V _{CC} - 0.4	V
V _{COM}	Common Mode Range (crossing voltage)			0.8	V _{CC}	V

Notes

- Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power up. Power supply sequencing is NOT required.
- These inputs are normally wired to V_{CC}, GND, or left unconnected (actual threshold voltages vary as a percentage of V_{CC}). Internal termination resistors hold the unconnected inputs at V_{CC}/2. If these inputs are switched, the function and timing of the outputs may glitch and the PLL may require an additional t_{LOCK} time before all data sheet limits are achieved.

Electrical Characteristics Over the Operating Range (continued)

Parameter	Description		Test Conditions	Min	Max	Unit
Operating Current						
I _{CCI}	Internal Operating Current	CY7B993V	V _{CC} = Max, f _{MAX} ^[7]	–	250	mA
		CY7B994V		–	250	mA
I _{CCN}	Output Current Dissipation/Pair ^[8]	CY7B993V	V _{CC} = Max, C _{LOAD} = 25 pF, R _{LOAD} = 50Ω at V _{CC} /2, f _{MAX}	–	40	mA
		CY7B994V		–	50	mA

Capacitance

Parameter	Description	Test Conditions	Min	Max	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 3.3V	–	5	pF

Switching Characteristics Over the Operating Range^[9, 10, 11, 12, 13]

Parameter	Description	CY7B993/4V-2			CY7B993/4V-5			Unit	
		Min	Typ	Max	Min	Typ	Max		
f _{IN}	Clock Input Frequency	CY7B993V	12	–	100	12	–	100	MHz
		CY7B994V	24	–	200	24	–	200	MHz
f _{OUT}	Clock Output Frequency	CY7B993V	12	–	100	12	–	100	MHz
		CY7B994V	24	–	200	24	–	200	MHz
t _{SKEWPR}	Matched-Pair Skew ^[14, 15]	–	–	200	–	–	200	ps	
t _{SKEWBNK}	Intrabank Skew ^[14, 15]	–	–	200	–	–	250	ps	
t _{SKEW0}	Output-Output Skew (same frequency and phase, rise to rise, fall to fall) ^[14, 15]	–	–	250	–	–	550	ps	
t _{SKEW1}	Output-Output Skew (same frequency and phase, other banks at different frequency, rise to rise, fall to fall) ^[14, 15]	–	–	250	–	–	650	ps	
t _{SKEW2}	Output-Output Skew (invert to nominal of different banks, compared banks at same frequency, rising edge to falling edge aligned, other banks at same frequency) ^[14, 15]	–	–	250	–	–	700	ps	
t _{SKEW3}	Output-Output Skew (all output configurations outside of t _{SKEW1} and t _{SKEW2}) ^[14, 15]	–	–	500	–	–	800	ps	
t _{SKEWCPR}	Complementary Outputs Skew (crossing to crossing complementary outputs of the same bank) ^[14, 15, 16, 17]	–	–	200	–	–	300	ps	
t _{CCJ1-3}	Cycle-to-Cycle Jitter (divide by 1 output frequency, FB = divide by 1, 2, 3)	–	50	150	–	50	150	ps Peak	
t _{CCJ4-12}	Cycle-to-Cycle Jitter (divide by 1 output frequency, FB = divide by 4, 5, 6, 8, 10, 12)	–	50	100	–	50	100	ps Peak	
t _{PD}	Propagation Delay, REF to FB Rise	–250	–	250	–500	–	500	ps	


Notes

- I_{CCI} measurement is performed with Bank1 and FB Bank configured to run at maximum frequency (f_{NOM} = 100 MHz for CY7B993V, f_{NOM} = 200 MHz for CY7B994V), and all other clock output banks to run at half the maximum frequency. FS and OUTPUT_MODE are asserted to the HIGH state.
- This is dependent upon frequency and number of outputs of a bank being loaded. The value indicates maximum I_{CCN} at maximum frequency and maximum load of 25 pF terminated to 50Ω at V_{CC}/2.
- This is for non-three level inputs.
- Assumes 25 pF Max load capacitance up to 185 MHz. At 200 MHz the Max load is 10 pF.
- Both outputs of pair must be terminated, even if only one is being used.
- Each package must be properly decoupled.
- AC parameters are measured at 1.5V unless otherwise indicated.
- Test Load C_L = 25 pF, terminated to V_{CC}/2 with 50Ω up to 185 MHz and 10 pF load to 200 MHz.
- SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same phase delay has been selected when all outputs are loaded with 25 pF and properly terminated up to 185 MHz. At 200 MHz the max load is 10 pF.
- Complementary output skews are measured at complementary signal pair intersections.
- Guaranteed by statistical correlation. Tested initially and after any design or process changes that may affect these parameters.


Switching Characteristics Over the Operating Range^[9, 10, 11, 12, 13] (continued)

Parameter	Description	CY7B993/4V-2			CY7B993/4V-5			Unit
		Min	Typ	Max	Min	Typ	Max	
TTB	Total Timing Budget window (same frequency and phase) ^[17, 18]	–	–	500	–	–	700	ps
t _{PDELTA}	Propagation Delay difference between two devices ^[17]	–	–	200	–	–	200	ps
t _{REFpwh}	REF input (Pulse Width HIGH) ^[19]	2.0	–	–	2.0	–	–	ns
t _{REFpwl}	REF input (Pulse Width LOW) ^[19]	2.0	–	–	2.0	–	–	ns
t _r /t _f	Output Rise/Fall Time ^[20]	0.15	–	2.0	0.15	–	2.0	ns
t _{LOCK}	PLL Lock Time from Power up	–	–	10	–	–	10	ms
t _{RELOCK1}	PLL Relock Time (from same frequency, different phase) with Stable Power Supply	–	–	500	–	–	500	μs
t _{RELOCK2}	PLL Relock Time (from different frequency, different phase) with Stable Power Supply ^[21]	–	–	1000	–	–	1000	μs
t _{ODCV}	Output duty cycle deviation from 50% ^[13]	–1.0	–	1.0	–1.0	–	1.0	ns
t _{PWH}	Output HIGH time deviation from 50% ^[22]	–	–	1.5	–	–	1.5	ns
t _{PWL}	Output LOW time deviation from 50% ^[22]	–	–	2.0	–	–	2.0	ns
t _{PDEV}	Period deviation when changing from reference to reference ^[23]	–	–	0.025	–	–	0.025	UI
t _{OAZ}	DIS[1:4]/FBDIS HIGH to output high impedance from ACTIVE ^[14, 24]	1.0	–	10	1.0	–	10	ns
t _{OAZ}	DIS[1:4]/FBDIS LOW to output ACTIVE from output high impedance ^[24, 25]	0.5	–	14	0.5	–	14	ns

Figure 5. AC Test Loads and Waveform^[26]



(a) LVTTL AC Test Load






(b) TTL Input Test Waveform

Notes

18. TTB is the window between the earliest and the latest output clocks with respect to the input reference clock across variations in output frequency, supply voltage, operating temperature, input clock edge rate, and process. The measurements are taken with the AC test load specified and include output-output skew, cycle-cycle jitter, and dynamic phase error. TTB is equal to or smaller than the maximum specified value at a given frequency.
19. Tested initially and after any design or process changes that may affect these parameters.
20. Rise and fall times are measured between 2.0V and 0.8V.
21. f_{NOM} must be within the frequency range defined by the same FS state.
22. t_{PWH} is measured at 2.0V. t_{PWL} is measured at 0.8V.
23. UI = Unit Interval. Examples: 1 UI is a full period. 0.1UI is 10% of period.
24. Measured at 0.5V deviation from starting voltage.
25. For t_{OZA} minimum, C_L = 0 pF. For t_{OZA} maximum, C_L = 25 pF to 185 MHz or 10 pF to 200 MHz.
26. These figures are for illustrations only. The actual ATE loads may vary.

AC Timing Diagrams^[13]




Ordering Information

Propagation Delay (ps)	Max Speed (MHz)	Ordering Code	Package Type	Operating Range
250	200	CY7B994V-2BBI	100-Ball Thin Ball Grid Array	Industrial, -40 °C to 85 °C
250	200	CY7B994V-2BBIT	100-Ball Thin Ball Grid Array -Tape and Reel	Industrial, -40 °C to 85 °C
500	200	CY7B994V-5BBC	100-Ball Thin Ball Grid Array	Commercial, 0 °C to 70 °C
500	200	CY7B994V-5BBCT	100-Ball Thin Ball Grid Array - Tape and Reel	Commercial, 0 °C to 70 °C
Pb-free				
250	100	CY7B993V-2AXC	100-Pin Thin Quad Flat Pack	Commercial, 0 °C to 70 °C
250	100	CY7B993V-2AXCT	100-Pin Thin Quad Flat Pack - Tape and Reel	Commercial, 0 °C to 70 °C
250	100	CY7B993V-2AXI	100-Pin Thin Quad Flat Pack	Industrial, -40 °C to 85 °C
250	200	CY7B994V-2AXC	100-Pin Thin Quad Flat Pack	Commercial, 0 °C to 70 °C
250	200	CY7B994V-2AXCT	100-Pin Thin Quad Flat Pack - Tape and Reel	Commercial, 0 °C to 70 °C
250	200	CY7B994V-2BBXC	100-Ball Thin Ball Grid Array	Commercial, 0 °C to 70 °C
250	200	CY7B994V-2BBXCT	100-Ball Thin Ball Grid Array - Tape and Reel	Commercial, 0 °C to 70 °C
250	200	CY7B994V-2AXI	100-Pin Thin Quad Flat Pack	Industrial, -40 °C to 85 °C
250	200	CY7B994V-2AXIT	100-Pin Thin Quad Flat Pack - Tape and Reel	Industrial, -40 °C to 85 °C
250	200	CY7B994V-2BBXI	100-Ball Thin Ball Grid Array	Industrial, -40 °C to 85 °C
250	200	CY7B994V-2BBXIT	100-Ball Thin Ball Grid Array -Tape and Reel	Industrial, -40 °C to 85 °C
500	100	CY7B993V-5AXC	100-Pin Thin Quad Flat Pack	Commercial, 0 °C to 70 °C
500	100	CY7B993V-5AXCT	100-Pin Thin Quad Flat Pack - Tape and Reel	Commercial, 0 °C to 70 °C
500	100	CY7B993V-5AXI	100-Pin Thin Quad Flat Pack	Industrial, -40 °C to 85 °C
500	100	CY7B993V-5AXIT	100-Pin Thin Quad Flat Pack - Tape and Reel	Industrial, -40 °C to 85 °C
500	200	CY7B994V-5AXC	100-Pin Thin Quad Flat Pack	Commercial, 0 °C to 70 °C
500	200	CY7B994V-5AXCT	100-Pin Thin Quad Flat Pack - Tape and Reel	Commercial, 0 °C to 70 °C
500	200	CY7B994V-5BBXI	100-Ball Thin Ball Grid Array	Industrial, -40 °C to 85 °C
500	200	CY7B994V-5BBXIT	100-Ball Thin all Grid Array - Tape and Reel	Industrial, -40 °C to 85 °C
500	200	CY7B994V-5AXI	100-Pin Thin Quad Flat Pack	Industrial, -40 °C to 85 °C
500	200	CY7B994V-5AXIT	100-Pin Thin Quad Flat Pack - Tape and Reel	Industrial, -40 °C to 85 °C

Ordering Code Definitions

CY 7B99XV - X XX X X T



T = Tape and Reel, Blank = Standard

Temperature Range

C = Commercial = 0 °C to 70 °C

I = Industrial = -40 °C to 85 °C

X = Pb-free indicator (blank = leaded)

Package Type: A = Thin Quad Flat Pack; BB = Thin Ball Grid Array


Propagation delay: 2 = 250 ps max; 5 = 500 ps max

Base part number

Company ID: CY = Cypress


Package Diagrams

Figure 6. 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100



Package Diagrams (continued)

Figure 7. 100-Ball Thin Ball Grid Array (11 x 11 x 1.4 mm) BB100



Document History Page

Document Title: RoboClock® CY7B993V/CY7B994V High speed Multi Phase PLL Clock Buffer				
Document Number: 38-07127				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	109957	SZV	12/16/01	Changed from Spec number: 38-00747 to 38-07127
*A	114376	CTK	05/06/02	Added three industrial packages
*B	116570	HWT	09/04/02	Added TTB Features
*C	122794	RBI	12/14/02	Power up requirements to operating conditions information
*D	123694	RGL	03/04/03	Added Min F _{out} value of 12 MHz for CY7B993V and 24 MHz for CY7B994V to switching characteristics table Corrected prop delay limit parameter from (t _{PDSL,M,H}) to t _{PD} in the Lock Detect Output Description paragraph
*E	128462	RGL	07/29/03	Added clock input frequency (f _{in}) specifications in the switching characteristics table
*F	391560	RGL	See ECN	Added Lead-free devices Added typical values for jitter
*G	2896548	KVM	03/19/10	Changed "Lead-Free" to "Pb-Free" in Ordering Information table. Removed obsolete part numbers: CY7B993V-2AC, CY7B993V-2ACT, CY7B993V-2AI, CY7B993V-2AIT, CY7B994V-2AC, CY7B994V-2ACT, CY7B994V-2BBCT, CY7B994V-2AI, CY7B994V-2AIT, CY7B993V-5AC, CY7B993V-5ACT, CY7B993V-5AI, CY7B993V-5AIT, CY7B994V-5AC, CY7B994V-5ACT, CY7B994V-5BBI, CY7B994V-5BBIT, CY7B994V-5AI, CY7B994V-5AIT and CY7B993V-2AXIT Added numerical temperature ranges to Ordering Information table
*H	3055192	CXQ	10/11/2010	Removed Part number CY7B994V-5BBXC and CY7B994V-5BBXCT. Added Ordering Code Definitions .
*I	3076912	CXQ	11/02/2010	Updated Ordering Code Definitions .
*J	3240908	CXQ	04/26/2011	Updated minimum Storage Temperature and 100-pin TQFP package diagram

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.