

256K (32K × 8) Static RAM

Features

■ Temperature ranges

□ Commercial: 0 °C to +70 °C
□ Industrial: -40 °C to +85 °C
□ Automotive-A: -40 °C to +85 °C
□ Automotive-E: -40 °C to +125 °C

■ Speed: 70 ns

■ Low voltage range: 2.7 V to 3.6 V

■ Low active power and standby power

■ Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ features

■ TTL compatible inputs and outputs

■ Automatic power down when deselected

■ CMOS for optimum speed and power

Available in standard Pb-free and non Pb-free 28-pin (300-mil) narrow SOIC, 28-pin TSOP-I, and 28-pin reverse TSOP-I packages


Functional Description

The CY62256VN^[1] family is composed of two high performance CMOS static RAM's organized as 32K words by 8 bits. Easy memory expansion is provided by an <u>active LOW</u> chip enable (CE) and active LOW output enable (OE) and tristate drivers. These devices have an automatic power down feature, reducing the power consumption by over 99% when deselected.

An active LOW write enable signal ($\overline{\text{WE}}$) $\underline{\text{con}}$ trols $\underline{\text{the}}$ writing/reading operation of the memory. When $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by the address present on the address pins (A₀ through A₁₄). Reading the device is $\underline{\text{ac}}$ complished by selecting the $\underline{\text{de}}$ vice and enabling the outputs, $\overline{\text{CE}}$ and $\overline{\text{OE}}$ active LOW, while $\overline{\text{WE}}$ remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.

Logic Block Diagram



Note

^{1.} For best practice recommendations, refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



Contents

Product Portfolio	3
Pin Configurations	3
Pin Definitions	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	
Thermal Resistance	
Data Retention Characteristics	
Switching Characteristics	_


Typical DC and AC Characteristics	9
Truth Table	
Ordering Information	1 1
Ordering Code Definitions	
Package Diagrams	12
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	14
Products	
PSoC Solutions	14



Product Portfolio

		V	V Pange (V)			Power Dis	sipation	
Product	Range	V	V _{CC} Range (V) Operat		Operating	g, I _{CC} (mA)	Standby,	I _{SB2} (μA)
		Min	Typ ^[2]	Max	Typ ^[2]	Max	Typ ^[2]	Max
CY62256VNLL	Commercial	2.7	3.0	3.6	11	30	0.1	5
CY62256VNLL	Industrial	2.7	3.0	3.6	11	30	0.1	10
CY62256VNLL	Automotive-A	2.7	3.0	3.6	11	30	0.1	10
CY62256VNLL	Automotive-E	2.7	3.0	3.6	11	30	0.1	130

Pin Configurations



Pin Definitions

Pin Number	Туре	Description
1–10, 21, 23–26	Input	A ₀ -A ₁₄ . Address inputs
11–13, 15–19	Input/Output	I/O ₀ -I/O ₇ . Data lines. Used as input or output lines depending on operation.
27	Input/Control	WE. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted.
20	Input/Control	CE. When LOW, selects the chip. When HIGH, deselects the chip
22	Input/Control	OE . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins
14	Ground	GND. Ground for the device
28	Power Supply	V _{CC} . Power supply for the device

Note

Document Number: 001-06512 Rev. *D Page 3 of 14

^{2.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC} Typ, T_A = 25 °C, and t_{AA} = 70 ns.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature-65 °C to +150 °C Ambient temperature with Supply voltage to ground potential (pin 28 to pin 14).....-0.5 V to +4.6 V DC input voltage^[3].....-0.5 V to V_{CC} + 0.5 V Output current into outputs (LOW)20 mA

Static discharge voltage	> 2001 V
(per MIL-STD-883, method 3015)	
Latch-up current	> 200 mA

Operating Range

Device	Range	Ambient Temperature (T _A) ^[4]	V _{cc}
CY62256VN	Commercial	0 °C to +70 °C	2.7 V to 3.6 V
	Industrial	–40 °C to +85 °C	
	Automotive-A	–40 °C to +85 °C	
	Automotive-E	–40 °C to +125 °C	

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Condition	••		-70		Unit
Parameter	Description	lest Condition	15	Min	Typ ^[5]	Max	Unit
V _{OH}	Output HIGH voltage	$I_{OH} = -1.0 \text{ mA}$	V _{CC} = 2.7 V	2.4	_	_	V
V _{OL}	Output LOW voltage	I _{OL} = 2.1 mA	V _{CC} = 2.7 V	_	_	0.4	V
V_{IH}	Input HIGH voltage			2.2	-	$V_{CC} + 0.3V$	V
V _{IL}	Input LOW voltage			-0.5	_	0.8	V
I _{IX}	Input leakage current	$GND \leq V_{IN} \leq V_{CC}$	Commercial/ Indusrial/ Automotive-A	-1	-	+1	μА
			Automotive-E	-10	_	+10	μА
I _{OZ}	Output leakage current	GND \leq V _{IN} \leq V _{CC} , Output Disabled	Commercial/ Indusrial/ Automotive-A	-1	-	+1	μА
			Automotive-E	-10	_	+10	μА
I _{CC}	V _{CC} operating supply current	$V_{CC} = 3.6 \text{ V}, I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	All ranges	-	11	30	mA
I _{SB1}	Automatic CE power down current - TTL inputs	$V_{CC} = 3.6 \text{ V}, \overline{CE} \ge V_{IH},$ $V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, f = f_{MAX}$	All ranges	_	100	300	μА
I _{SB2}	Automatic CE power	$V_{CC} = 3.6 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$	Commercial	_	0.1	5	μΑ
	down current - CMOS inputs	$V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V},$ f = 0	Indusrial/ Automotive-A	_		10	
			Automotive-E	_		130	

Notes

- V_{IL} (min) = -2.0 V for pulse durations of less than 20 ns.
 T_A is the "Instant-On" case temperature.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC} Typ, T_A = 25 °C, and t_{AA} = 70 ns.

Document Number: 001-06512 Rev. *D Page 4 of 14




Capacitance

Parameter ^[6]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.0 \text{V}$	6	pF
C _{OUT}	Output capacitance		8	pF

Thermal Resistance

Parameter ^[6]	Description	Test Conditions	SOIC	TSOPI	RTSOPI	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	68.45	87.62	87.62	°C/W
ΘJC	Thermal resistance (junction to case)		26.94	23.73	23.73	°C/W

Figure 1. AC Test Loads and Waveforms



Parameter	Value	Units
R1	1100	Ohms
R2	1500	Ohms
RTH	645	Ohms
VTH	1.750	Volts

Data Retention Characteristics

(Over the Operating Range)

Parameter	Description	Conditions [[]	Conditions ^[7]		Typ ^[8]	Max	Unit
V_{DR}	V _{CC} for data retention			1.4	-	-	V
I _{CCDR}	Data retention current	$\frac{V_{CC}}{V_{CC}} = 1.4 \text{ V},$	Commercial	_	0.1	3	μА
		$\frac{V_{CC}}{CE} = 1.4 \text{ V},$ $\frac{CE}{CE} \ge V_{CC} - 0.3 \text{ V},$ $\frac{V_{IN}}{CE} \ge V_{CC} - 0.3 \text{ V},$ or $\frac{V_{IN}}{CE} \le 0.3 \text{ V},$	Indusrial/ Automotive-A	_		6	
		01 V IN S 0.0 V	Automotive-E	_		50	
t _{CDR} ^[6]	Chip deselect to data retention time		•	0	_	_	ns
t _R ^[6]	Operation recovery time			t _{RC}	-	-	ns

- 6. Tested initially and after any design or process changes that may affect these parameters.
- No input may exceed V_{CC} + 0.3 V.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC} Typ, T_A = 25 °C, and t_{AA} = 70 ns.


Document Number: 001-06512 Rev. *D

[+] Feedback

Page 5 of 14



Figure 2. Data Retention Waveform



Switching Characteristics

Over the Operating Range^[9]

D	Description	CY6225	6VN-70	
Parameter	Description	Min	Max	Unit
Read Cycle	·			•
t _{RC}	Read cycle time	70	_	ns
t _{AA}	Address to data valid	_	70	ns
t _{OHA}	Data hold from address change	10	_	ns
t _{ACE}	CE LOW to data valid	_	70	ns
t _{DOE}	OE LOW to data valid	_	35	ns
t _{LZOE}	OE LOW to low Z ^[10]	5	_	ns
t _{HZOE}	OE HIGH to high Z ^[10, 11]	_	25	ns
t _{LZCE}	CE LOW to low Z ^[10]	10	_	ns
t _{HZCE}	CE HIGH to high Z ^[10, 11]	_	25	ns
t _{PU}	CE LOW to power up	0	_	ns
t _{PD}	CE HIGH to power down	_	70	ns
Write Cycle ^[12, 13]		-	•	·
t_{WC}	Write cycle time	70	_	ns
t _{SCE}	CE LOW to write end	60	_	ns
t _{AW}	Address setup to write end	60	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	_	ns
t _{PWE}	WE pulse width	50	_	ns
t _{SD}	Data setup to write end	30	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{HZWE}	WE LOW to high Z ^[10, 11]	_	25	ns
t _{LZWE}	WE HIGH to low Z ^[10]	10	_	ns

Notes

^{9.} Test conditions assume signal transition time of 5 ns or less timing reference levels of V_{CC}/2, input pulse levels of 0 to V_{CC}, and output loading of the specified I_{OL}/I_{OH} and 100-pF load capacitance.

^{10.} At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZNE}, and t_{HZWE} is less than t_{LZWE} for any given device.

11. t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in (b) of <u>AC</u> Test Loads. Transition is measured ± 200 mV from steady-state voltage.

12. The internal write time of the memory is defined by the overlap of <u>CE</u> LOW and <u>WE</u> LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

13. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.



Switching Waveforms

Figure 3. Read Cycle No. 1^[14, 15]




Figure 4. Read Cycle No. 2^[15, 16]





Figure 5. Write Cycle No. 1 (WE Controlled)[17, 18, 19]



- 14. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 15. WE is HIGH for read cycle.
- 16. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
- 16. Address valid prior to or controller write E transition LOW.

 17. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

 18. Data I/O is high impedance if OE = V_{IH}.

 19. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high impedance state.

- 20. During this period, the I/Os are in output state and input signals should not be applied.



Switching Waveforms (continued)

Figure 6. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled)[21, 22, 23]





Figure 7. Write Cycle No. 3 (WE Controlled, OE LOW)[23, 24]




Notes

- Notes
 21. The internal write time of the memory is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
 22. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
 23. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high impedance state.
 24. The minimum write cycle time for write cycle #3 (WE controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD} .
 25. During this period, the I/Os are in output state and input signals should not be applied.





Typical DC and AC Characteristics





Typical DC and AC Characteristics (continued)





Truth Table

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/power down	Standby (I _{SB})
L	Н	L	Data Out	Read	Active (I _{CC})
L	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Deselect, output disabled	Active (I _{CC})




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
70	CY62256VNLL-70ZXC	51-85071	28-pin TSOP I (Pb-free)	Commercial
	CY62256VNLL-70SNXI	51-85092	28-pin (300-mil) Narrow SOIC (Pb-free)	Industrial
	CY62256VNLL-70ZXI	51-85071	28-pin TSOP I (Pb-free)	
	CY62256VNLL-70ZRXI	51-85074	28-pin Reverse TSOP I (Pb-free)	1
	CY62256VNLL-70SNXE	51-85092	28-pin (300-mil) Narrow SOIC (Pb-free)	Automotive-E
	CY62256VNLL-70ZXE	51-85071	28-pin TSOP I (Pb-free)	

Contact your local Cypress sales representative for availability of other parts

Ordering Code Definitions





Package Diagrams

Figure 8. 28-pin (300-mil) SNC (Narrow Body), 51-85092




Figure 9. 28-pin TSOP 1 (8 x 13.4 mm), 51-85071






Figure 10. 28-pin Reverse TSOP 1 (8 x 13.4 mm), 51-85074

NOTE: ORIENTATION LD MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2 $\begin{array}{c} \text{DIMENSION IN MM} \\ \underline{\text{MAX.}} \\ \underline{\text{MIN.}} \end{array}$ $\frac{1.20}{1.00}$ $\frac{0.20}{0.05}$ 0.55 L B'Z'C OPTION 2 -(SEE NOTE) 00 √0 0.27 0,18 OPTION 1-(SEE NOTE) 1.02 0.91 51-85074-*F 0°-5°



Document History Page

Document Title: CY62256VN 256K (32K × 8) Static RAM Document Number: 001-06512								
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change				
**	426504	See ECN	NXR	New Data Sheet				
*A	488954	See ECN	NXR	Added Automotive product Updated ordering Information table				
*B	2769239	09/25/09	VKN/AESA	Corrected V _{IL} description in the Electrical Characteristics table				
*C	2901521	03/30/2010	AJU	Removed inactive parts from Ordering Information. Updated Package Diagram				
*D	3119519	01/04/2011	AJU	Updated Ordering Information. Added Ordering Code Definitions.				

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturers representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-06512 Rev. *D Revised January 4, 2011

Page 14 of 14