

CY62187EV30 MoBL®

64-Mbit (4 M × 16) Static RAM

Features

- Very high speed ☐ 55 ns
- Wide voltage range ☐ 2.2 V to 3.7 V
- Ultra low standby power
 - Typical standby current: 8 μA
 - Maximum standby current: 48 μA
- Ultra low active power
 - □ Typical active current: 7.5 mA at f = 1 MHz
- Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} features
- Automatic power down when deselected
- CMOS for optimum speed and power
- Available in Pb-free 48-ball FBGA package

Functional Description

The CY62187EV30 is a high performance CMOS static RAM organized as 4 M words by 16-bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 99 percent when addresses are not toggling. The device can also be put into standby mode when deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW or both \overline{BHE} and \overline{BLE} are HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when: deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (\overline{BHE} , \overline{BLE} HIGH), or during a write operation (\overline{CE}_1 LOW, \overline{CE}_2 HIGH and \overline{WE} LOW).

To write to the device, take Chip Enables (CE₁ LOW and CE₂ $\underline{\text{HIGH}}$) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₂₁). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₂₁).

To read from the device, take <u>Chip Enables</u> ($\overline{\text{CE}}_1$ LOW and CE_2 HIGH) <u>and Output Enable</u> ($\overline{\text{OE}}$) LOW <u>while</u> forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified <u>by the</u> address pins appear on I/O₀ to I/O₇. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the <u>Truth Table</u> on page 9 for a complete description of read and write modes.

Cypress Semiconductor CorporationDocument Number: 001-48998 Rev. *F


198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised June 14, 2011









Contents


Pin Configuration	4
Product Portfolio	4
Maximum Ratings	5
Operating Range	5
Electrical Characteristics	
Capacitance	5
Thermal Resistance	6
Data Retention Characteristics	6
Switching Characteristics	7
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	12
Package Diagram	13
Acronyms	13
Document Conventions	
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	15
Products	
PSoC Solutions	



Pin Configuration

Figure 1. 48-ball FBGA



Product Portfolio

	V _{CC} Range (V)				Power Dissipation					
Product				Speed (ns)	Operating I _{CC} (mA)				- Standby I _{SB2} (μA)	
					f = 1	MHz	f = f	Max	Starioby	ISB2 (μA)
	Min	Typ ^[1]	Max		Typ ^[1]	Max	Typ ^[1]	Max	Typ ^[1]	Max
CY62187EV30LL	2.2	3.0	3.7	55	7.5	9	45	55	8	48

Note

^{1.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature-65 °C to +150 °C Ambient Temperature with Power Applied -55 °C to +125 °C Supply Voltage to Ground Potential......-0.3 V to V_{CC(max)} + 0.3 V DC Voltage Applied to Outputs in High Z State $^{[2,\,3]}.....-0.3$ V to V $_{\rm CC(max)}$ + 0.3 V

DC Input Voltage [2, 3]	$-0.3 \text{ V to V}_{\text{CC (max)}} + 0.3 \text{ V}$
Output Current into Outputs (LO)	N)20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015	> 2001 V
Latch Up Current	>200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} ^[4]	
CY62187EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.7 V	

Electrical Characteristics

Over the Operating Range

Parameter	Description	Tost Co	Test Conditions			55 ns			
rarameter	Description	lest Co				Max	Unit		
V _{OH}	Output HIGH voltage	2.2 V ≤ V _{CC} ≤ 2.7 V	I _{OH} = -0.1 mA	2.0	_	_	V		
		2.7 V ≤ V _{CC} ≤ 3.7 V	$I_{OH} = -1.0 \text{ mA}$	2.4	_	_	V		
V_{OL}	Output LOW voltage	2.2 V ≤ V _{CC} ≤ 2.7 V	I _{OL} = 0.1 mA	_	_	0.4	V		
		2.7 V ≤ V _{CC} ≤ 3.7 V	I _{OL} = 2.1 mA	_	_	0.4	V		
V _{IH}	Input HIGH voltage	2.2 V ≤ V _{CC} ≤ 2.7 V		1.8	_	V _{CC} + 0.3 V	V		
		$2.7 \text{ V} \leq \text{V}_{CC} \leq 3.7 \text{ V}$		2.2	_	V _{CC} + 0.3 V	V		
V _{IL}	Input LOW voltage	2.2 V≤ V _{CC} ≤ 2.7 V		-0.3	_	0.6	V		
		2.7 V ≤ V _{CC} ≤ 3.7 V			_	0.8 ^[6]	V		
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	_	+1	μА		
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}$, out	out disabled	-1	-	+1	μА		
I _{CC}	V _{CC} operating supply	$f = f_{Max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	45	55	mA		
	current	f = 1 MHz	I _{OUT} = 0 mÅ CMOS levels	_	7.5	9	mA		
I _{SB2} ^[7]	Automatic CE power down current—CMOS inputs	$\frac{\text{CE}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or}}{(\text{BHE and BLE}) \ge \text{V}_{\text{CC}}}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}$ $\text{V}_{\text{CC}} = 3.7 \text{ V}$	₅ – 0̄.2 V,	_	8	48	μА		

Capacitance

Parameter ^[8]	Description Test Conditions		Max	Unit
C _{IN}	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	25	pF
C _{OUT}	Output capacitance		35	pF

Notes

- V_{IL(min)} = -2.0V for pulse durations less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.75V for pulse durations less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.75V for pulse durations less than 20 ns.
 Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC} (min) and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Under DC conditions the device meets a V_{IL} of 0.8 V. However, in dynamic conditions input LOW Voltage applied to the device must not be higher than 0.7 V.
 Chip enables (CE₁ and CE₂) and Byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
- Tested initially and after any design or process changes that may affect these parameters.



Thermal Resistance

Parameter ^[9]	Description	Test Conditions	FBGA	Unit
θ_{JA}		Still Air, soldered on a 3 x 4.5 inch, 2-layer printed circuit board	59.06	°C/W
θ JC	Thermal resistance (junction to case)		14.08	°C/W

Figure 2. AC Test Loads and Waveforms




Table 1. AC Test Loads


Parameter	2.5 V	3.3 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[10]	Max	Unit
V_{DR}	V _{CC} for data retention		1.5	_	_	V
I _{CCDR} [11]	Data retention current	V_{CC} = 1.5 V , $\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V or } (BHE \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V, } V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	-	48	μА
t _{CDR} ^[9]	Chip deselect to data retention time		0	_	-	ns
t _R ^[12]	Operation recovery time		55	_	_	ns

Figure 3. Data Retention Waveform [13]



Notes

- 9. Tested initially and after any design or process changes that may affect these parameters.

 10. Typical values <u>are</u> included for reference only an<u>d are</u> not <u>guaranteed</u> or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

 11. Chip enables (CE₁ and CE₂) and Byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

 12. <u>Full device</u> operation requires <u>linear</u> V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.

 13. BHE.BLE is the AND of both BHE and BLE. Chip is deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range

Parameter ^[14]	Description	55	55 ns		
Parameter	Description	Min	Max	Unit	
Read Cycle		•	•		
t _{RC}	Read cycle time	55	_	ns	
t _{AA}	Address to data valid	-	55	ns	
t _{OHA}	Data hold from address change	6	-	ns	
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid	-	55	ns	
t _{DOE}	OE LOW to data valid	-	25	ns	
t _{LZOE}	OE LOW to LOW Z ^[15]	5	_	ns	
t _{HZOE}	OE HIGH to high Z ^[15, 16]	-	20	ns	
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to low Z ^[15]	10	-	ns	
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to high Z ^[15, 16]	_	20	ns	
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power up	0	-	ns	
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power down	_	55	ns	
t _{DBE}	BLE/BHE LOW to data valid	_	55	ns	
t _{LZBE}	BLE/BHE LOW to low Z [15]	10	-	ns	
t _{HZBE}	BLE/BHE HIGH to high Z [15, 16]	_	20	ns	
Write Cycle ^[17]		•			
t _{WC}	Write cycle time	55	_	ns	
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	45	-	ns	
t_{AW}	Address setup to write end	45	-	ns	
t _{HA}	Address hold from write end	0	-	ns	
t _{SA}	Address setup to write start	0	-	ns	
t _{PWE}	WE pulse width	40	-	ns	
t _{BW}	BLE/BHE LOW to write end	45	-	ns	
t _{SD}	Data setup to write end	25	_	ns	
t_{HD}	Data hold from write end	0	_	ns	
t _{HZWE}	WE LOW to high Z ^[15, 16]	_	20	ns	
t _{LZWE}	WE HIGH to low Z ^[15]	10	_	ns	

^{14.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of V_{TH}, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified l_{OL}/l_{OH} as shown in Table 1 on page 6.

15. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.

16. t_{HZOE}, t_{HZBE}, and t_{HZWE} transitions are measured when the outputs enter a high impedence state.

17. The internal Write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 4. Read Cycle 1 (Address Transition Controlled)[18, 19]





Figure 5. Read Cycle 2 (OE Controlled)[19, 20]



^{18.} The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, and $\overline{CE}_2 = V_{IH}$.

19. \overline{WE} is HIGH for read cycle.

20. Address valid prior to or coincident with $\overline{\overline{CE}}_1$, $\overline{\overline{BHE}}$, $\overline{\overline{BLE}}$ transition LOW and \overline{CE}_2 transition HIGH.



Switching Waveforms (continued)







Figure 7. Write Cycle 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) [21, 22, 23, 24]



Notes

- 21. The internal Write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates
- 22. Data I/O is high impedance if $\overline{OE} = V_{IH}$.

 23. If \overline{CE}_1 goes HIGH and \overline{CE}_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
- 24. During this period the I/Os are in output state and input signals should not be applied.



Switching Waveforms (continued)

Figure 8. Write Cycle 3 (WE Controlled, OE LOW)^[25, 26]





Figure 9. Write Cycle 4 (BHE/BLE Controlled, OE LOW)[25,26]



^{25.} If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}} = \text{V}_{\text{IH}}$, the output remains in a high impedance state. 26. During this period the I/Os are in output state and input signals should not be applied.



Truth Table

CE ₁	CE ₂	WE	ŌĒ	BHE	BLE	Inputs Outputs	Mode	Power
Н	X ^[27]	Х	Х	X ^[27]	X ^[27]	High Z	Deselect/Power Down	Standby (I _{SB})
X ^[27]	L	Х	Х	X ^[27]	X ^[27]	High Z	Deselect/Power Down	Standby (I _{SB})
X ^[27]	X ^[27]	Х	Х	Н	Н	High Z	Deselect/Power Down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ -I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	High Z (I/O ₈ –I/O ₁₅); Data Out (I/O ₀ –I/O ₇)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); High Z (I/O ₀ –I/O ₇)	Read	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ -I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	High Z (I/O ₈ –I/O ₁₅); Data In (I/O ₀ –I/O ₇)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	Data In (I/O ₈ -I/O ₁₅); High Z (I/O ₀ -I/O ₇)	Write	Active (I _{CC})
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I _{CC})


Note
27. The 'X' (Don't care) state for the chip enables and byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



Ordering Information

Speed (ns)		Ordering Code	Package Diagram	Package Type	Operating Range
	55	CY62187EV30LL-55BAXI	001-50044	48-ball fine pitch ball grid array (8 x 9.5 x 1.4 mm) Pb-free	Industrial

Ordering Code Definitions



BOTTOM VIEW

øeee M C A B

ø b(n X)-6 5 4 3 2 1

⊕ o o | o o ó

⊕ 0 0 0 0 0

000000

000000

000000

0 0 0 0 0 0

 \oplus \circ \circ $| \circ \oplus \oplus$

eE -

E1

E

001-50044 *C

A1 CORNER

С

D

Ε

G

Н




Package Diagram

Figure 10. 48-ball FBGA (8 × 9.5 × 1.4 mm)

TOP VIEW

SEATING PLANE



NOTES :

1. JEDEC REFERENCE MO-205

2. PACKAGE WEIGHT: 0.2409g

3. DIMENSIONS IN MILLIMETERS

Acronyms

Acronym	Description	
BHE	byte high enable	
BLE	byte low enable	
CMOS	complementary metal oxide semiconductor	
CE	chip enable	
I/O	input/output	
ŌĒ	output enable	
SRAM	static random access memory	
FBGA	fine-pitch ball grid array	
WE	write enable	

Document Conventions

Units of Measure

¥ ∢

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	Mega Hertz			
μΑ	micro Amperes			
mA	milli Amperes			
ms	milli seconds			
ns	nano seconds			
Ω	ohms			
%	percent			
pF	pico Farads			
V	Volts			
W	Watts			



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	2595932	VKN/PYRS	10/24/08	New Datasheet	
*A	2644442	VKN/PYRS	01/23/09	Updated the Package diagram on page 10	
*B	2672650	VKN/PYRS	03/12/09	Extended the V_{CC} range to 3.7V Added 55 ns speed bin and it's related information Changed I_{CC} (typ) from 2.5 mA to 3.5 mA at f = 1 MHz Changed I_{CC} (max) from 4 mA to 6 mA at f = 1 MHz For 70 ns speed, changed I_{CC} (typ) form 33 mA to 28 mA at f = f_{MAX} For 70 ns speed, changed I_{CC} (max) from 40 mA to 45 mA at f = f_{MAX} For 70 ns speed, changed f_{CC} (max) from 45 to 50 ns, f_{CC} from 30 to 35 ns Modified footnote #6 Changed 48-Ball FBGA package dimensions from 8 x 9.5 x 1.6 mm to 8 x 9.5 x 1.4 mm and updated package diagram on page 10	
*C	2737164	VKN/AESA	07/13/09	Converted from preliminary to final Changed $I_{CC(typ)}$ from 3.5 mA to 4 mA at f = 1 MHz Changed $I_{CC(typ)}$ from 35 mA to 45 mA and from 28 mA to 35 mA for the speeds 50 ns and 70 ns respectively at f = f_{max} Included V_{CC} range in the test condition of the "Electrical Characteristics" table for the specs V_{OH} , V_{OL} , V_{IH} , V_{IL} Changed $V_{IL(max)}$ from 0.8V to 0.7V for V_{CC} = 2.7V to 3.7V Changed C_{IN} spec from 20 pF to 25 pF and C_{OUT} spec from 20 pF to 35 pF Included thermal specs for 48-FBGA Included V_{CC} range for V_{TH} spec in the AC test load table Changed V_{LZBE} spec from 5 ns to 10 ns Added footnote #20 related to chip enable	
*D	2765892	VKN	09/18/09	Removed 70 ns speed For 55 ns speed, at f = 1 MHz, changed $I_{CC (max)}$ spec from 6 mA to 9 mA Changed $I_{CC (typ)}$ from 4 mA to 7.5 mA at f = 1 MHz	
*E	3177000	AJU	02/18/2011	Updated Features (Corrected $I_{CC(typ)}$ from 4 mA to 7.5 mA). Updated Pin Configuration (Renamed Figure 1 as "48-ball FBGA"). Updated Product Portfolio (Corrected $I_{CC(typ)}$ from 4 mA to 7.5 mA). Updated Electrical Characteristics (Included BHE and BLE in I_{SB2} tes conditions to reflect Byte power down feature). Updated Table 1 on page 6 (AC Test Loads). Updated Data Retention Characteristics (Included BHE and BLE in I_{CCDR} tes conditions to reflect Byte power down feature, corrected $I_{R(min)}$ from I_{RC} to 55 ns). Added Ordering Code Definitions. Updated Package Diagram. Added Acronyms and Units of Measure. Changed all instances of IO to I/O. Updated in new template.	
*F	3282088	RAME	06/14/2011	Updated template as per current Cypress standards. Removed reference to AN1064 SRAM system guidelines. Changed the V _{IL} parameter max value to 0.8 V for test condition 2.7 V ≤ V _{CC} ≤ 3.7 V and referenced to footnote # 6.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at www.cypress.com/sales.

Products

Automotive cypre
Clocks & Buffers cyp
Interface cypre
Lighting & Power Control cypre

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-48998 Rev. *F

Revised June 14, 2011

Page 15 of 15

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders.