

Features

- Thin small outline package (TSOP I) configurable as 2 M × 16 or as 4 M × 8 static RAM (SRAM)
- Very high speed
 - 55 ns
- Wide voltage range
 - 2.2 V to 3.7 V
- Ultra low standby power
 - Typical standby current: 3 μA
 - Maximum standby current: 25 μA
- Ultra low active power
 - Typical active current: 4.5 mA at f = 1 MHz
- Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} Features
- Automatic power down when deselected
- Complementary Metal Oxide Semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 48-ball TSOP I package


Functional Description

The CY62177EV30 is a high performance CMOS static RAM organized as 2 M words by 16 bits and 4 M words by 8 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life™ (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 99 percent when addresses are not toggling. The device can also be put into standby mode when deselected (\overline{CE}_1 HIGH or CE_2 LOW or both BHE and BLE are HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when: deselected (\overline{CE}_1 HIGH or CE_2 LOW), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (\overline{CE}_1 LOW, CE_2 HIGH and WE LOW).

To write to the device, take Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₂₀). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written to the location specified on the address pins (A₀ through A₂₀). To read from the device, take Chip Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the [Truth Table on page 10](#) for a complete description of read and write modes.

Pin #13 of the 48 TSOP I package is an DNU pin that must be left floating at all times to ensure proper application.

Logic Block Diagram




Contents

| | | | |
|---|-----------|--|-----------|
| Pin Configuration | 3 | Ordering Information | 11 |
| Product Portfolio | 3 | Ordering Code Definitions | 11 |
| Maximum Ratings | 4 | Package Diagram | 12 |
| Operating Range | 4 | Acronyms | 13 |
| Electrical Characteristics | 4 | Document Conventions | 13 |
| Capacitance | 4 | Units of Measure | 13 |
| Thermal Resistance | 5 | Document History Page | 14 |
| Data Retention Characteristics | 5 | Sales, Solutions, and Legal Information | 15 |
| Switching Characteristics | 6 | Worldwide Sales and Design Support | 15 |
| Switching Waveforms | 7 | Products | 15 |
| Truth Table | 10 | PSoC Solutions | 15 |

Pin Configuration

Figure 1. 48-pin TSOP I (Forward) (2 M × 16 / 4 M × 8) [1, 2]



Product Portfolio

| Product | V _{CC} Range (V) | | | Speed (ns) | Power Dissipation | | | | | |
|---------------|---------------------------|-----|----------------------|------------|--------------------------------|-----|--------------------|-----|-------------------------------|----|
| | | | | | Operating I _{CC} (mA) | | | | Standby I _{SB2} (μA) | |
| | f = 1 MHz | | f = f _{Max} | | | | | | | |
| Min | Typ ^[3] | Max | Typ ^[3] | Max | Typ ^[3] | Max | Typ ^[3] | Max | | |
| CY62177EV30LL | 2.2 | 3.0 | 3.7 | 55 | 4.5 | 5.5 | 35 | 45 | 3 | 25 |

Notes

1. DNU Pin# 13 needs to be left floating to ensure proper application.
2. The BYTE pin in the 48-TSOP I package has to be tied to V_{CC} to use the device as a 2 M × 16 SRAM. The 48-TSOP I package can also be used as a 4 M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 4 M × 8 configuration, Pin 45 is A21, while BHE, BLE, and I/O₈ to I/O₁₄ pins are not used.
3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature -65 °C to +150 °C

Ambient temperature with power applied -55 °C to +125 °C

Supply voltage to ground potential -0.3 V to $V_{CC(max)}$ + 0.3 V

DC voltage applied to outputs in High Z state ^[4, 5] -0.3 V to $V_{CC(max)}$ + 0.3 V

DC input voltage ^[4, 5] -0.3 V to $V_{CC(max)}$ + 0.3 V

Output current into outputs (LOW) 20 mA

Static discharge voltage..... > 2001 V (per MIL-STD-883, method 3015)

Latch up current..... > 200 mA

Operating Range

| Device | Range | Ambient Temperature | V_{CC} ^[6] |
|---------------|------------|---------------------|-------------------------|
| CY62177EV30LL | Industrial | -40 °C to +85 °C | 2.2 V to 3.7 V |

Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions | 55 ns | | | Unit |
|-------------------------------------|---|---|-------|--------------------|-------------------------|------|
| | | | Min | Typ ^[7] | Max | |
| V _{OH} | Output HIGH voltage | I _{OH} = -0.1 mA V _{CC} = 2.20 V | 2.0 | - | - | V |
| | | I _{OH} = -1.0 mA V _{CC} = 2.70 V | 2.4 | - | - | V |
| V _{OL} | Output LOW voltage | I _{OL} = 0.1 mA V _{CC} = 2.20 V | - | - | 0.4 | V |
| | | I _{OL} = 2.1 mA V _{CC} = 2.70 V | - | - | 0.4 | V |
| V _{IH} | Input HIGH voltage | V _{CC} = 2.2 V to 2.7 V | 1.8 | - | V _{CC} + 0.3 V | V |
| | | V _{CC} = 2.7 V to 3.7 V | 2.2 | - | V _{CC} + 0.3 V | V |
| V _{IL} | Input LOW voltage | V _{CC} = 2.2 V to 2.7 V | -0.3 | - | 0.6 | V |
| | | V _{CC} = 2.7 V to 3.7 V | -0.3 | - | 0.7 ^[8] | V |
| I _{IX} | Input leakage current | GND ≤ V _I ≤ V _{CC} | -1 | - | +1 | μA |
| I _{OZ} | Output leakage current | GND ≤ V _O ≤ V _{CC} , Output Disabled | -1 | - | +1 | μA |
| I _{CC} | V _{CC} operating supply current | f = f _{Max} = 1/t _{RC} V _{CC} = V _{CC(max)} I _O = 0 mA CMOS levels | - | 35 | 45 | mA |
| | | f = 1 MHz | - | 4.5 | 5.5 | mA |
| I _{SB2} ^[9, 10] | Automatic CE power down current—CMOS inputs | CE ₁ ≥ V _{CC} - 0.2 V or CE ₂ ≤ 0.2 V or (BHE and BLE) ≥ V _{CC} - 0.2 V, V _{IN} ≥ V _{CC} - 0.2 V or V _{IN} ≤ 0.2 V, f = 0, V _{CC} = 3.7 V | - | 3 | 25 | μA |

Capacitance


| Parameter ^[11] | Description | Test Conditions | Max | Unit |
|---------------------------|--------------------|---|-----|------|
| C _{IN} | Input capacitance | T _A = 25 °C, f = 1 MHz, V _{CC} = V _{CC(typ)} | 15 | pF |
| C _{OUT} | Output capacitance | | 15 | pF |

Notes

4. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
5. V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
6. Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC} (min) and 200 μs wait time after V_{CC} stabilization.
7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
8. Under DC conditions the device meets a V_{IL} of 0.8 V. However, in dynamic conditions Input LOW Voltage applied to the device must not be higher than 0.7 V.
9. The BYTE pin in the 48-TSOP I package has to be tied to V_{CC} to use the device as a 2 M x 16 SRAM. The 48-TSOP I package can also be used as a 4 M x 8 SRAM by tying the BYTE signal to V_{SS}. In the 4 M x 8 configuration, Pin 45 is A21, while BHE, BLE, and I/O₈ to I/O₁₄ pins are not used.
10. Chip enables (CE₁ and CE₂) and Byte Enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
11. Tested initially and after any design or process changes that may affect these parameters.

Thermal Resistance

| Parameter ^[12] | Description | Test Conditions | TSOPI | Unit |
|---------------------------|--|--|-------|------|
| Θ_{JA} | Thermal resistance (junction to ambient) | Still air, soldered on a 3 x 4.5 inch, 2-layer printed circuit board | 44.66 | °C/W |
| Θ_{JC} | Thermal resistance (junction to case) | | 12.12 | °C/W |


Figure 2. AC Test Loads and Waveforms

Table 1. AC Test Loads

| Parameter | 2.5 V | 3.3 V | Unit |
|-----------|-------|-------|----------|
| R1 | 16667 | 1103 | Ω |
| R2 | 15385 | 1554 | Ω |
| R_{TH} | 8000 | 645 | Ω |
| V_{TH} | 1.20 | 1.75 | V |

Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions | Min | Typ ^[13] | Max | Unit |
|----------------------------|--------------------------------------|--|-----|---------------------|-----|---------|
| V_{DR} | V_{CC} for data retention | | 1.5 | – | – | V |
| I_{CCDR} ^[14] | Data retention current | $V_{CC} = 1.5$ V, $CE_1 \geq V_{CC} - 0.2$ V or $CE_2 \leq 0.2$ V, or (BHE and BLE) $\geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V | – | – | 17 | μ A |
| t_{CDR} ^[12] | Chip deselect to data retention time | | 0 | – | – | ns |
| t_R ^[15] | Operation recovery time | | 55 | – | – | ns |

Figure 3. Data Retention Waveform^[16]


Notes

12. Tested initially and after any design or process changes that may affect these parameters.
13. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC}(typ)$, $T_A = 25$ °C.
14. Chip enables (CE_1 and CE_2) and Byte Enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
15. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC}(min) \geq 100$ μ s or stable at $V_{CC}(min) \geq 100$ μ s.
16. BHE.BLE is the AND of both BHE and BLE. Chip is deselected by either disabling the chip enable signals or by disabling both \overline{BHE} and \overline{BLE} .

Switching Characteristics

Over the Operating Range

| Parameter ^[17] | Description | 55 ns | | Unit |
|-----------------------------------|---|-------|-----|------|
| | | Min | Max | |
| Read Cycle | | | | |
| t_{RC} | Read cycle time | 55 | – | ns |
| t_{AA} | Address to data valid | – | 55 | ns |
| t_{OHA} | Data hold from address change | 6 | – | ns |
| t_{ACE} | \overline{CE}_1 LOW and CE_2 HIGH to data valid | – | 55 | ns |
| t_{DOE} | \overline{OE} LOW to data valid | – | 25 | ns |
| t_{LZOE} | \overline{OE} LOW to Low Z ^[18] | 5 | – | ns |
| t_{HZOE} | \overline{OE} HIGH to High Z ^[18, 19] | – | 18 | ns |
| t_{LZCE} | \overline{CE}_1 LOW and CE_2 HIGH to Low Z ^[18] | 10 | – | ns |
| t_{HZCE} | \overline{CE}_1 HIGH and CE_2 LOW to High Z ^[18, 19] | – | 18 | ns |
| t_{PU} | \overline{CE}_1 LOW and CE_2 HIGH to power up | 0 | – | ns |
| t_{PD} | \overline{CE}_1 HIGH and CE_2 LOW to power down | – | 55 | ns |
| t_{DBE} | BLE/BHE LOW to data valid | – | 55 | ns |
| t_{LZBE} | $\overline{BLE}/\overline{BHE}$ LOW to Low Z ^[18] | 10 | – | ns |
| t_{HZBE} | $\overline{BLE}/\overline{BHE}$ HIGH to HIGH Z ^[18, 19] | – | 18 | ns |
| Write Cycle^[20] | | | | |
| t_{WC} | Write cycle time | 55 | – | ns |
| t_{SCE} | \overline{CE}_1 LOW and CE_2 HIGH to write end | 40 | – | ns |
| t_{AW} | Address setup to write end | 40 | – | ns |
| t_{HA} | Address hold from write end | 0 | – | ns |
| t_{SA} | Address setup to write start | 0 | – | ns |
| t_{PWE} | \overline{WE} pulse width | 40 | – | ns |
| t_{BW} | $\overline{BLE}/\overline{BHE}$ LOW to write end | 40 | – | ns |
| t_{SD} | Data setup to write end | 25 | – | ns |
| t_{HD} | Data hold from Write End | 0 | – | ns |
| t_{HZWE} | \overline{WE} LOW to High Z ^[18, 19] | – | 20 | ns |
| t_{LZWE} | \overline{WE} HIGH to Low Z ^[18] | 10 | – | ns |

Notes

17. Test conditions for all parameters other than tristate parameters assume signal transition time of 1 V/ns, timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in Table 1 on page 5.

18. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.

19. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

20. The internal Write time of the memory is defined by the overlap of \overline{WE} , $CE_1 = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

Switching Waveforms

Figure 4. Read Cycle 1 (Address Transition Controlled)^[21, 22]





Figure 5. Read Cycle 2 (\overline{OE} Controlled)^[22, 23]



Notes

21. The device is continuously selected. \overline{OE} , \overline{CE}_1 = V_{IL} , \overline{BHE} and/or \overline{BLE} = V_{IL} , and CE_2 = V_{IH} .

22. \overline{WE} is HIGH for read cycle.

23. Address valid prior to or coincident with \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.

Switching Waveforms (continued)

Figure 6. Write Cycle 1 (\overline{WE} Controlled) [24, 25, 26, 27]





Figure 7. Write Cycle 2 ($\overline{CE_1}$ or $\overline{CE_2}$ Controlled) [24, 25, 26, 27]



Notes

- 24. The internal Write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE_1} = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, and $\overline{CE_2} = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 25. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 26. If $\overline{CE_1}$ goes HIGH and $\overline{CE_2}$ goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
- 27. During this period the I/Os are in output state and input signals should not be applied.

Switching Waveforms (continued)

Figure 8. Write Cycle 3 (\overline{WE} Controlled, \overline{OE} LOW)^[28, 29]





Figure 9. Write Cycle 4 ($\overline{BHE}/\overline{BLE}$ Controlled, \overline{OE} LOW)^[28, 29]



Notes

- 28. If \overline{CE}_1 goes HIGH and \overline{CE}_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
- 29. During this period the I/Os are in output state and input signals should not be applied.

Truth Table

| \overline{CE}_1 | \overline{CE}_2 | \overline{WE} | \overline{OE} | \overline{BHE} | \overline{BLE} | Inputs Outputs | Mode | Power |
|-------------------|-------------------|-----------------|-----------------|-------------------|-------------------|--|---------------------|----------------------------|
| H | X ^[30] | X | X | X ^[30] | X ^[30] | High Z | Deselect/Power Down | Standby (I _{SB}) |
| X ^[30] | L | X | X | X ^[30] | X ^[30] | High Z | Deselect/Power Down | Standby (I _{SB}) |
| X ^[30] | X ^[30] | X | X | H | H | High Z | Deselect/Power Down | Standby (I _{SB}) |
| L | H | H | L | L | L | Data Out (I/O ₀ –I/O ₁₅) | Read | Active (I _{CC}) |
| L | H | H | L | H | L | High Z (I/O ₈ –I/O ₁₅); Data Out (I/O ₀ –I/O ₇) | Read | Active (I _{CC}) |
| L | H | H | L | L | H | Data Out (I/O ₈ –I/O ₁₅); High Z (I/O ₀ –I/O ₇) | Read | Active (I _{CC}) |
| L | H | L | X | L | L | Data In (I/O ₀ –I/O ₁₅) | Write | Active (I _{CC}) |
| L | H | L | X | H | L | High Z (I/O ₈ –I/O ₁₅); Data In (I/O ₀ –I/O ₇) | Write | Active (I _{CC}) |
| L | H | L | X | L | H | Data In (I/O ₈ –I/O ₁₅); High Z (I/O ₀ –I/O ₇) | Write | Active (I _{CC}) |
| L | H | H | H | L | H | High Z | Output Disabled | Active (I _{CC}) |
| L | H | H | H | H | L | High Z | Output Disabled | Active (I _{CC}) |
| L | H | H | H | L | L | High Z | Output Disabled | Active (I _{CC}) |

Note


30. The 'X' (Don't care) state for the chip enables and byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.

Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|---------------------|-----------------|--|-----------------|
| 55 | CY62177EV30LL-55ZXI | 51-85183 | 48-pin TSOP I (12 x 18.4 x 1 mm) Pb-free | Industrial |


Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions



Package Diagram

Figure 10. 48-pin TSOP I (12 x 18.4 x 1 mm), 51-85183



Acronyms

| Acronym | Description |
|---------|---|
| BHE | byte high enable |
| BLE | byte low enable |
| CE | chip enable |
| CMOS | complementary metal oxide semiconductor |
| I/O | input/output |
| I/O | input/output |
| OE | output enable |
| SRAM | static random access memory |
| TSOP | thin small outline package |
| WE | write enable |

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| MHz | Mega Hertz |
| μA | microamperes |
| mA | milliamperes |
| ms | milliseconds |
| ns | nanoseconds |
| Ω | ohms |
| % | percent |
| pF | picofarads |
| ps | picoseconds |
| V | volts |
| W | watts |

Document History Page

| Document Title: CY62177EV30 MoBL [®] 32-Mbit (2 M × 16 / 4 M × 8) Static RAM | | | | |
|---|---------|-----------------|-----------------|--|
| Document Number: 001-09880 | | | | |
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| ** | 498562 | NXR | See ECN | New Datasheet |
| *A | 2544845 | VKN/PYRS | 07/29/08 | Removed 45 ns speed bin Added 70 ns speed bin Added 48-Pin TSOP1 package Added footnote# 4 related to TSOP1 package Added footnote# 9 related to I _{SB2} and I _{CCDR} Updated Ordering information table |
| *B | 2589750 | VKN/PYRS | 10/15/08 | Changed pin functions of pin# 10 from NC to A20 and pin# 13 from A20 to DNU in 48-Pin TSOP1 package |
| *C | 2668432 | VKN/PYRS | 03/03/09 | Replaced 70 ns speed with 55 ns Extended the V _{CC} range to 3.7 V Changed I _{CC (max)} spec from 2.8 mA to 4.5 mA at f = 1 MHz Changed I _{CC (max)} spec from 30 mA to 45 mA at f = f _(max) Removed I _{SB1} spec Changed I _{SB2 (max)} spec from 17 μA to 25 μA Modified footnote #10 |
| *D | 2779867 | VKN | 10/06/09 | Converted from Preliminary to Final Changed I _{CC (max)} spec from 4.5 mA to 5.5 mA at f = 1 MHz Changed I _{CC (typ)} spec from 2.2 mA to 4.5 mA at f = 1 MHz Changed I _{CC (typ)} spec from 28 mA to 35 mA at f = f _(max) Added V _{IL} spec for TSOP1 package and footnote# 10 Changed C _{OUT} spec from 10 pF to 15 pF Included thermal specs Changed t _{OHA} spec from 10ns to 6ns |
| *E | 2899662 | AJU | 03/26/10 | Removed inactive parts from Ordering Information. Updated Package Diagram |
| *F | 2927528 | VKN | 05/04/2010 | Included BHE, BLE in footnote #11 Added footnote #25 related to chip enable Added Contents and Acronyms Updated links in Sales, Solutions, and Legal Information |
| *G | 3177000 | AJU | 02/18/2011 | Updated Features (Removed FBGA package related information). Updated Pin Configuration (Removed FBGA package related information). Corrected NC to DNU in footnote #2 Updated Electrical Characteristics (Included $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ in I _{SB2} test conditions to reflect Byte power down feature). Updated Thermal Resistance (Removed FBGA package related information). Updated Data Retention Characteristics (Included $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$ in I _{CCDR} test conditions to reflect Byte power down feature). Added Ordering Code Definitions . Added Acronyms and Units of Measure . Removed FBGA package related information in all instances in the document. Updated in new template. |
| *H | 3295175 | RAME | 06/29/2011 | Updated Package Diagram . Updated Table of Contents. Removed reference to AN1064 SRAM system guidelines. |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|--------------------------|--|
| Automotive | cypress.com/go/automotive |
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical & Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.