



Sample &

Buy









CDCE913, CDCEL913

SCAS849F - JUNE 2007 - REVISED APRIL 2015

CDCEx913 Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs

Features 1

- Member of Programmable Clock Generator Family
 - CDCE913/CDCEL913: 1-PLL, 3 Outputs
 - CDCE925/CDCEL925: 2-PLL, 5 Outputs
 - CDCE937/CDCEL937: 3-PLL, 7 Outputs
 - CDCE949/CDCEL949: 4-PLL, 9 Outputs
- In-System Programmability and EEPROM
 - Serial Programmable Volatile Register
 - Nonvolatile EEPROM to Store Customer Settings
- Flexible Input Clocking Concept
 - External Crystal: 8 MHz to 32 MHz
 - On-Chip VCXO: Pull Range ±150 ppm
 - Single-Ended LVCMOS up to 160 MHz
- Free Selectable Output Frequency up to 230 MHz
- Low-Noise PLL Core
 - PLL Loop Filter Components Integrated
 - Low Period Jitter (Typical 50 ps)
- Separate Output Supply Pins
 - CDCE913: 3.3 V and 2.5 V
 - CDCEL913: 1.8 V
- Flexible Clock Driver
 - Three User-Definable Control Inputs [S0/S1/S2], for Example, SSC Selection, Frequency Switching, Output Enable, or Power Down
 - Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth[®], WLAN, Ethernet, and GPS
 - Generates Common Clock Frequencies Used With TI-DaVinci[™], OMAP[™], DSPs
 - Programmable SSC Modulation
 - Enables 0-PPM Clock Generation
- 1.8-V Device Power Supply
- Wide Temperature Range -40°C to 85°C
- Packaged in TSSOP
- Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock[™])

2 Applications

D-TVs, STBs, IP-STBs, DVD Players, DVD Recorders, and Printers

3 Description

The CDCE913 and CDCEL913 devices are modular PLL-based. low-cost. high-performance, programmable clock synthesizers. They generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using the integrated configurable PLL.

The CDCx913 has separate output supply pins, V_{DDOUT}, which is 1.8 V for CDCEL913 and 2.5 V to 3.3 V for CDCE913.

The input accepts an external crystal or LVCMOS clock signal. A selectable on-chip VCXO allows synchronization of the output frequency to an external control signal.

The PLL supports SSC (spread-spectrum clocking) for better electromagnetic interference (EMI) performance.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.


The CDCx913 operates in a 1.8-V environment. It operates in a temperature range of -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
CDCE913 CDCEL913	TSSOP (14)	5.00 mm × 4.40 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1	Features 1				
2	Applications 1				
3	Des	cription 1			
4	Rev	ision History 2			
5	Pin	Configuration and Functions 3			
6	Spe	cifications 3			
	6.1	Absolute Maximum Ratings 3			
	6.2	ESD Ratings 4			
	6.3	Recommended Operating Conditions 4			
	6.4	Thermal Information 5			
	6.5	Electrical Characteristics 5			
	6.6	EEPROM Specification 6			
	6.7	Timing Requirements: CLK_IN7			
	6.8	Timing Requirements: SDA/SCL 7			
	6.9	Typical Characteristics 8			
7	Para	ameter Measurement Information			
8	Deta	ailed Description 10			
	8.1	Overview 10			
	8.2	Functional Block Diagram 10			

	8.3	Feature Description	
	8.4	Device Functional Modes	13
	8.5	Programming	14
	8.6	Register Maps	15
9	Арр	lication and Implementation	. 20
	9.1	Application Information	20
	9.2	Typical Application	20
10	Pow	ver Supply Recommendations	. 26
11	Lay	out	. 26
	11.1	Layout Guidelines	26
	11.2	Layout Example	27
12	Dev	ice and Documentation Support	. 28
	12.1	Documentation Support	28
	12.2	Related Links	28
	12.3	Trademarks	28
	12.4	Electrostatic Discharge Caution	28
	12.5	Glossary	28
13	Mec	hanical, Packaging, and Orderable	
	Info	rmation	. 28

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (March 2010) to Revision F

Cł	nanges from Revision D (October 2009) to Revision E	Page
•	Changed under Example, fifth row, N", 2 places TO N'	23
•	Changed 100 MHz < f_{VCO} > 200 MHz; TO 80 MHz ≤ f_{VCO} ≤ 230 MHz; and changed 0 ≤ p ≤ 7 TO 0 ≤ p ≤ 4	23
•	Added in Figure 9, second S to Sr	14
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1

•	Added PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0 <n<4096 configure="" foot="" pll1="" register="" table<="" th="" to=""><th>19</th></n<4096>	19
•	Added PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511 to PLL Multiplier/Divider Definition Section	22

Changes from Revision C (August 2007) to Revision D

•	Deleted sentence - A different default setting can be programmed upon customer request. Contact Texas	
	Instruments sales or marketing representative for more information.	12

TEXAS INSTRUMENTS

www.ti.com

Page

Page



5 Pin Configuration and Functions

PW Package 14-Pin TSSOP Top View					
Xin/CLK	1 14				
S0	2 13	S1/SDA			
V _{DD}	3 12	S2/SCL			
V _{ctr}	4 11	Y1			
GND	5 10	GND			
VDDOUT	6 9	Y2			
VDDOUT	7 8	Y3			

Pin Functions

PIN		- I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
GND	5, 10	Ground	Ground		
SCL/S2	12	Ι	SCL: serial clock input LVCMOS (default configuration), internal pullup 500 k Ω or S2: user-programmable control input; LVCMOS inputs; 500-k Ω internal pullup		
SDA/S1	13	I/O or I	SDA: bidirectional serial data input/output (default configuration), LVCMOS internal pullup; or S1: user-programmable control input; LVCMOS inputs; 500-k Ω internal pullup		
S0	2	I	User-programmable control input S0; LVCMOS inputs; 500-k Ω internal pullup		
V _{Ctrl}	4	I	VCXO control voltage (leave open or pull up when not used)		
V _{DD}	3	Power	1.8-V power supply for the device		
N/	6, 7		0.7 Duna	CDCE913: 3.3-V or 2.5-V supply for all outputs	
V _{DDOUT}		Power	CDCEL913: 1.8-V supply for all outputs		
Xin/CLK	1	I	Crystal oscillator input or LVCMOS clock Input (selectable through SDA/SCL bus)		
Xout	14	0	Crystal oscillator output (leave open or pull up when not used)		
Y1	11	0	LVCMOS outputs		
Y2	9	0	LVCMOS outputs		
Y3	8	0	LVCMOS outputs		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT		
V_{DD}	Supply voltage		-0.5	2.5	V		
V _{DDOUT}		CDCEL913	-0.5	V _{DD}			
	Output clocks supply voltage CDCE		-0.5	3.6 + 0.5	V		
VI	Input voltage ⁽²⁾⁽³⁾		-0.5	V _{DD} + 0.5	V		
Vo	Output voltage ⁽²⁾		-0.5	V _{DDOUT} + 0.5	V		
I _I	Input current ($V_I < 0, V_I > V_{DD}$)			20	mA		
I _O	Continuous output current			50	mA		
TJ	Maximum junction temperature			125	°C		
T _{stg}	Storage temperature		-65	150			

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) SDA and SCL can go up to 3.6 V as stated in the *Recommended Operating Conditions* table.

CDCE913, **CDCEL913**

SCAS849F-JUNE 2007-REVISED APRIL 2015

www.ti.com

NSTRUMENTS

EXAS

6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000		
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Device supply voltage	1.7	1.8	1.9	V
N/	Output Yx supply voltage for CDCE913, V _{DDOUT}	2.3		3.6	V
Vo	Output Yx supply voltage for CDCEL913, V _{DDOUT}	1.7		1.9	V
V _{IL}	Low-level input voltage, LVCMOS			0.3 V _{DD}	V
V _{IH}	High-level input voltage, LVCMOS	0.7 V _{DD}			V
V _{I (thresh)}	Input voltage threshold, LVCMOS		0.5 V _{DD}		V
V	Input voltage range, S0	0		1.9	V
V _{I(S)}	Input voltage range S1, S2, SDA, SCL; V _{I(thresh)} = 0.5 V _{DD}	0		3.6	v
V _{I(CLK)}	Input voltage range CLK	0		1.9	V
	Output current (V _{DDOUT} = 3.3 V)			±12	
I _{OH} /I _{OL}	Output current (V _{DDOUT} = 2.5 V)			±10	mA
	Output current (V _{DDOUT} = 1.8 V)			±8	
CL	Output load, LVCMOS			15	pF
T _A	Operating free-air temperature	-40		85	°C
RECOMM	IENDED CRYSTAL/VCXO SPECIFICATIONS ⁽¹⁾			·	
f _{Xtal}	Crystal input frequency range (fundamental mode)	8	27	32	MHz
ESR	Effective series resistance			100	Ω
f _{PR}	Pulling range (0 V \leq V _{Ctrl} \leq 1.8 V) ⁽²⁾	±120	±150		ppm
	Frequency control voltage, V _{Ctrl}	0		V_{DD}	V
C ₀ /C ₁	Pullability ratio			220	
CL	On-chip load capacitance at Xin and Xout	0		20	pF

(1) For more information about VCXO configuration, and crystal recommendation, see application report (SCAA085).

(2) Pulling range depends on crystal type, on-chip crystal load capacitance, and PCB stray capacitance; pulling range of minimum ±120 ppm applies for crystal listed in the application report (SCAA085).

4

Copyright © 2007-2015, Texas Instruments Incorporated



6.4 Thermal Information⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

			CDCEx913	
	THERMAL METRIC ⁽³⁾	PW [TSSOP]	UNIT	
		14 PINS		
		Airflow 0 lfm	106	
		Airflow 150 lfm	93	
R_{\thetaJA}	Junction-to-ambient thermal resistance Airflow 200 lfm Airflow 250 lfm Airflow 500 lfm	Airflow 200 lfm	92	
		Airflow 250 lfm	90	
		Airflow 500 lfm	85	
R _{0JC(to}	Junction-to-case (top) thermal resistance	1.4	°C/W	
$R_{\theta J B}$	Junction-to-board thermal resistance		66	
Ψ_{JT}	P _{JT} Junction-to-top characterization parameter			
Ψ_{JB}	Junction-to-board characterization parameter			
R _{θJC(b} ot)	Junction-to-case (bottom) thermal resistance		62	

(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-K board).

For the most-current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI (2) website at www.ti.com.

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. (3)

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		TEST COND	ITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
OVERALL	PARAMETER						
		All outputs off, $f_{CLK} = 27$ MHz,	All PLLS on		11		
I _{DD}	Supply current (see Figure 1)	$f_{VCO} = 135 \text{ MHz};$ $f_{OUT} = 27 \text{ MHz}$	Per PLL		9		mA
1	Supply current (see Figure 2 and Figure 3)	No load, all outputs on,	$V_{DDOUT} = 3.3 V$		1.3		mA
I _{DD(OUT)}	Supply current (see Figure 2 and Figure 5)	f _{OUT} = 27 MHz	$V_{DDOUT} = 1.8 V$		0.7		IIIA
I _{DD(PD)}	Power-down current. Every circuit powered down except SDA/SCL	$f_{IN} = 0 MHz,$	V _{DD} = 1.9 V		30		μA
V _(PUC)	Supply voltage V _{dd} threshold for power-up control circuit			0.85		1.45	V
f _{VCO}	VCO frequency range of PLL			80		230	MHz
		V _{DDOUT} = 3.3 V V _{DDOUT} = 1.8 V				230	MHz
fout	LVCMOS output frequency					230	IVITIZ
LVCMOS	PARAMETER						
V _{IK}	LVCMOS input voltage	$V_{DD} = 1.7 \text{ V}; I_I = -18 \text{ mA}$				-1.2	V
I _I	LVCMOS input current	$V_1 = 0 V \text{ or } V_{DD}; V_{DD} = 1.9 V$				±5	μA
I _{IH}	LVCMOS input current for S0/S1/S2	$V_{I}=V_{DD};V_{DD}=1.9~V$				5	μA
IIL	LVCMOS input current for S0/S1/S2	V ₁ = 0 V; V _{DD} = 1.9 V				-4	μA
	Input capacitance at Xin/Clk	$V_{ICIk} = 0 V \text{ or } V_{DD}$			6		
CI	Input capacitance at Xout	$V_{IXout} = 0 V \text{ or } V_{DD}$			2		pF
	Input capacitance at S0/S1/S2	$V_{IS} = 0 V \text{ or } V_{DD}$			3		
CDCE913	- LVCMOS PARAMETER FOR V _{DDOUT} = 3.3 V	- MODE					
		$V_{DDOUT} = 3 V, I_{OH} = -0.1 mA$		2.9			
V _{OH}	LVCMOS high-level output voltage	$V_{DDOUT} = 3 V$, $I_{OH} = -8 mA$ $V_{DDOUT} = 3 V$, $I_{OH} = -12 mA$		2.4			V
				2.2			
		$V_{DDOUT} = 3 \text{ V}, \text{ I}_{OL} = 0.1 \text{ mA}$				0.1	
V _{OL}	LVCMOS low-level output voltage	V _{DDOUT} = 3 V, I _{OL} = 8 mA				0.5	V
		$V_{DDOUT} = 3 V, I_{OL} = 12 mA$				0.8	

(1) All typical values are at respective nominal V_{DD}.

Copyright © 2007-2015, Texas Instruments Incorporated

Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass		3.2		ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 3.3 V (20%–80%)		0.6		ns
t _{jit(cc)}	Cycle-to-cycle jitter ⁽²⁾⁽³⁾	1 PLL switching, Y2-to-Y3		50	70	ps
t _{jit(per)}	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3		60	100	ps
t _{sk(o)}	Output skew ⁽⁴⁾ , See Table 2	f _{OUT} = 50 MHz; Y1-to-Y3			60	ps
odc	Output duty cycle (5)	f _{VCO} = 100 MHz; Pdiv = 1	45%		55%	
CDCE913 -	- LVCMOS PARAMETER for V _{DDOUT} = 2.5	V – MODE	Ч		1	
		V _{DDOUT} = 2.3 V, I _{OH} = -0.1 mA	2.2			
V _{OH}	LVCMOS high-level output voltage	$V_{DDOUT} = 2.3 \text{ V}, \text{ I}_{OH} = -6 \text{ mA}$	1.7			V
		V _{DDOUT} = 2.3 V, I _{OH} = -10 mA	1.6			
		V _{DDOUT} = 2.3 V, I _{OL} = 0.1 mA			0.1	
V _{OL}	LVCMOS low-level output voltage	$V_{\text{DDOUT}} = 2.3 \text{ V}, \text{ I}_{\text{OL}} = 6 \text{ mA}$			0.5	V
		V _{DDOUT} = 2.3 V, I _{OL} = 10 mA			0.7	
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass		3.6		ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 2.5 V (20%-80%)		0.8		ns
t _{jit(cc)}	Cycle-to-cycle jitter ⁽²⁾⁽³⁾	1 PLL switching, Y2-to-Y3		50	70	ps
t _{jit(per)}	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3		60	100	ps
t _{sk(o)}	Output skew ⁽⁴⁾ , See Table 2	f _{OUT} = 50 MHz; Y1-to-Y3			60	ps
odc	Output duty cycle ⁽⁵⁾	f _{VCO} = 100 MHz; Pdiv = 1	45%		55%	
CDCEL913	- LVCMOS PARAMETER for V _{DDOUT} = 1	.8 V – MODE	1			
		V _{DDOUT} = 1.7 V, I _{OH} = -0.1 mA	1.6			
V _{OH}	LVCMOS high-level output voltage	$V_{\text{DDOUT}} = 1.7 \text{ V}, I_{\text{OH}} = -4 \text{ mA}$	1.4			V
		V _{DDOUT} = 1.7 V, I _{OH} = -8 mA	1.1			
		V _{DDOUT} = 1.7 V, I _{OL} = 0.1 mA			0.1	
V _{OL}	LVCMOS low-level output voltage	$V_{\text{DDOUT}} = 1.7 \text{ V}, I_{\text{OL}} = 4 \text{ mA}$			0.3	V
		$V_{DDOUT} = 1.7 \text{ V}, I_{OL} = 8 \text{ mA}$			0.6	
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass		2.6		ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 1.8 V (20%–80%)		0.7		ns
t _{jit(cc)}	Cycle-to-cycle jitter ⁽²⁾⁽³⁾	1 PLL switching, Y2-to-Y3		80	110	ps
t _{jit(per)}	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3		100	130	ps
t _{sk(o)}	Output skew ⁽⁴⁾ , See Table 2	f _{OUT} = 50 MHz; Y1-to-Y3			50	ps
odc	Output duty cycle ⁽⁵⁾	f _{VCO} = 100 MHz; Pdiv = 1	45%		55%	
SDA/SCL F	PARAMETER		1			
VIK	SCL and SDA input clamp voltage	V _{DD} = 1.7 V; I _I = -18 mA			-1.2	V
I _{IH}	SCL and SDA input current	$V_{I} = V_{DD}; V_{DD} = 1.9 V$			±10	μA
V _{IH}	SDA/SCL input high voltage ⁽⁶⁾		0.7 V _{DD}			V
V _{IL}	SDA/SCL input low voltage ⁽⁶⁾				0.3 V _{DD}	V
V _{OL}	SDA low-level output voltage	I _{OL} = 3 mA, V _{DD} = 1.7 V			0.2 V _{DD}	V
CI	SCL/SDA input capacitance	$V_{I} = 0 \text{ V or } V_{DD}$		3	10	pF

(2) 10,000 cycles.

(3) (4)

Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, f_{VCO} = 108 MHz, f_{OUT} = 27 MHz (measured at Y2). The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider.

(5) odc depends on output rise and fall time (t_r/t_f) ; data sampled on rising edge (t_r)

(6) SDA and SCL pins are 3.3-V tolerant.

6.6 **EEPROM Specification**

		MIN	TYP	MAX	UNIT
EEcyc	Programming cycles of EEPROM	100	1000		cycles
EEret	Data retention	10			years



6.7 Timing Requirements: CLK_IN

over recommended ranges of supply voltage, load, and operating free-air temperature

			MIN	NOM MAX	UNIT
£	LVCMOS clock input frequency	PLL bypass mode	0	160	MHz
ICLK	LVCMOS clock input frequency PLL mode		8	160	IVITIZ
t _r / t _f	t _r / t _f Rise and fall time CLK signal (20% to 80%)			3	ns
	Duty cycle CLK at V _{DD} /2		40%	60%	

6.8 Timing Requirements: SDA/SCL⁽¹⁾

			STANDARD MODE		FAST MODE	
		MIN	MAX	MIN	MAX	
f _{SCL}	SCL clock frequency	0	100	0	400	kHz
t _{su(START)}	START setup time (SCL high before SDA low)	4.7		0.6		μs
t _{h(START)}	START hold time (SCL low after SDA low)	4		0.6		μs
t _{w(SCLL)}	SCL low-pulse duration	4.7		1.3		μs
t _{w(SCLH)}	SCL high-pulse duration	4		0.6		μs
t _{h(SDA)}	SDA hold time (SDA valid after SCL low)	0	3.45	0	0.9	μs
t _{su(SDA)}	SDA setup time	250		100		ns
t _r	SCL/SDA input rise time		1000		300	ns
t _f	SCL/SDA input fall time		300		300	ns
t _{su(STOP)}	STOP setup time	4		0.6		μs
t _{BUS}	Bus free time between a STOP and START condition	4.7		1.3		μs


(1) See Figure 13

CDCE913, CDCEL913 SCAS849F – JUNE 2007 – REVISED APRIL 2015



www.ti.com


6.9 Typical Characteristics




Copyright © 2007–2015, Texas Instruments Incorporated



7 Parameter Measurement Information











Detailed Description 8

8.1 Overview

The CDCE913 and CDCEL913 devices are modular PLL-based, low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using the integrated configurable PLL.

The CDCx913 has separate output supply pins, VDDOUT, which is 1.8 V for CDCEL913 and 2.5 V to 3.3 V for CDCE913.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, a selectable on-chip VCXO allows synchronization of the output frequency to an external control signal, that is, the PWM signal.

The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, Bluetooth, Ethernet, GPS) or interface (USB, IEEE1394, memory stick) clocks from, for example, a 27-MHz reference input frequency.

The PLL supports spread-spectrum clocking (SSC). SSC can be center-spread or down-spread clocking, which is a common technique to reduce electromagnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristics.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. It is preset to a factory default configuration (see Default Device Configuration). It can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1, and S2, can be used to select different frequencies, change SSC setting for lowering EMI, or control other features like outputs disable to low, outputs 3-state, power down, PLL bypass, and so forth).

The CDCx913 operates in a 1.8-V environment. It operates in a temperature range of -40° C to 85° C.

GND V_{DD} VDDOUT Input Clock V_{ctr} LV Pdiv1 Xin/CLK CMOS 10-Bit vсхо хо \Box PLL 1 Pdiv2 M MOS LVCMOS 7-Bit MUX1 with SSC Xout Pdiv3 11 PLL Bypass EEPRON 7-Bit Programming S0 and S1/SDA SDA/SCL Register S2/SCL

8.2 Functional Block Diagram

Y1

Y2

Y3



8.3 Feature Description

8.3.1 Control Terminal Configuration

The CDCE913/CDCEL913 has three user-definable control terminals (S0, S1, and S2), which allow external control of device settings. They can be programmed to any of the following functions:

- Spread-spectrum clocking selection \rightarrow spread type and spread amount selection
- Frequency selection \rightarrow switching between any of two user-defined frequencies
- Output state selection \rightarrow output configuration and power-down control

The user can predefine up to eight different control settings. Table 1 and Table 2 explain these settings.

Table 1. Control Terminal Definition

EXTERNAL CONTROL BITS	PLL1 SETTING			Y1 SETTING
Control function	PLL frequency selection	SSC selection	Output Y2/Y3 selection	Output Y1 and power-down selection

Table 2. PLLx Setting (Can Be Selected for Each PLL Individually)⁽¹⁾

	SSCx [3 Bits]		CENTER	DOWN
SSC SELECTION	(CENTER/DOWN)			
0	0	0	0% (off)	0% (off)
0	0	1	±0.25%	-0.25%
0	1	0	±0.5%	-0.5%
0	1	1	±0.75%	-0.75%
1	0	0	±1.0%	-1.0%
1	0	1	±1.25%	-1.25%
1	1	0	±1.5%	-1.5%
1	1	1	±2.0%	-2.0%

(1) Center/down-spread, Frequency0/1 and State0/1 are user-definable in PLLx configuration register.

Table 3. PLLx Setting, Frequency Selection (Can Be Selected for Each PLL Individually)⁽¹⁾

FSx	FUNCTION
0	Frequency0
1	Frequency1

(1) Frequency0 and Frequency1 can be any frequency within the specified f_{VCO} range.

Table 4. PLLx Setting, Output Selection⁽¹⁾ (Y2 ... Y3)

YxYx	FUNCTION
0	State0
1	State1

(1) State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low ,or active.

Table 5. Y1 Setting⁽¹⁾

Y1 SELECTION				
Y1	FUNCTION			
0	State 0			
1	State 1			

(1) State0 and State1 are user definable in the generic configuration register and can be power down, 3-state, low, or active.



S1/SDA and S2/SCL pins of the CDCE913/CDCEL913 are dual-function pins. In the default configuration, they are defined as SDA/SCL for the serial programming interface. They can be programmed as control pins (S1/S2) by setting the appropriate bits in the EEPROM. Note that changes to the control register (Bit [6] of byte 02h) have no effect until they are written into the EEPROM.

Once they are set as control pins, the serial programming interface is no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).

S0 is **not** a multi-use pin; it is a control pin only.

8.3.2 Default Device Configuration

The internal EEPROM of CDCE913/CDCEL913 is pre-configured with a factory default configuration as shown in Figure 6 (The input frequency is passed through the output as a default). This allows the device to operate in default mode without the extra production step of programming it. The default setting appears after power is supplied or after power-down/up sequence until it is reprogrammed by the user to a different application configuration. A new register setting is programmed through the serial SDA/SCL interface.




Figure 6. Default Configuration

Table 6 shows the factory default setting for the Control Terminal Register. Note that even though eight different register settings are possible, in the default configuration, only the first two settings (0 and 1) can be selected with S0, as S1 and S2 are configured as programming pins in default mode.

			Y1	PLL1 SETTINGS		
EXTERNA		INS	OUTPUT SELECTION	FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION
S2	S1	S0	Y1	FS1	SSC1	Y2Y3
SCL (I2C)	SDA (I2C)	0	3-state	f _{VCO1_0}	off	3-state
SCL (I2C)	SDA (I2C)	1	Enabled	f _{VCO1_0}	off	Enabled

Table 6. Factory	/ Default Setting	a for Control	Terminal Register ⁽¹⁾
			I CI IIIII AI I COGISCO

(1) In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. They do not have any control-pin function but they are internally interpreted as if S1 = 0 and S2 = 0. S0, however, is a control pin, which in the default mode switches all outputs ON or OFF (as previously predefined).

8.3.3 SDA/SCL Serial Interface

The CDCE913/CDCEL913 operates as a slave device of the 2-wire serial SDA/SCL bus, compatible with the popular SMBus or I²C specification. It operates in the standard-mode transfer (up to 100 kbit/s) and fast-mode transfer (up to 400 kbit/s) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDCE913/CDCEL913 are dual function pins. In the default configuration, they are used as the SDA/SCL serial programming interface. They can be reprogrammed as general-purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, byte **02h**, bit **[6]**.



8.3.4 Data Protocol

The device supports Byte Write and Byte Read and Block Write and Block Read operations.

For Byte Write/Read operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most-significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of bytes read out are defined by Byte Count in the generic configuration register. At the *Block Read* instruction, all bytes defined in Byte Count must be read out to finish the read cycle correctly.

Once a byte has been sent, it is written into the internal register and is effective immediately. This applies to each transferred byte, regardless of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM write cycle is initiated, the internal SDA registers are written into the EEPROM. During this write cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can be read out during the programming sequence (*Byte Read* or *Block Read*). The programming status can be monitored by *EEPIP*, byte 01h–bit 6.

The offset of the indexed byte is encoded in the command code, as described in Table 7.

					· · ·			
DEVICE	A6	A5	A4	A3	A2	A1 ⁽¹⁾	A0 ⁽¹⁾	R/W
CDCE913/CDCEL913	1	1	0	0	1	0	1	1/0
CDCE925/CDCEL925	1	1	0	0	1	0	0	1/0
CDCE937/CDCEL937	1	1	0	1	1	0	1	1/0
CDCE949/CDCEL949	1	1	0	1	1	0	0	1/0

Table 7. Slave Receiver Address (7 Bits)

(1) Address bits A0 and A1 are programmable through the SDA/SCL bus (byte **01**, bits [**1:0**]. This allows addressing up to 4 devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.

8.4 Device Functional Modes

8.4.1 SDA/SCL Hardware Interface

Figure 7 shows how the CDCE913/CDCEL913 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus, but it may be necessary to reduce the speed (400 kHz is the maximum) if many devices are connected.

Note that the pullup resistors (R_P) depend on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k Ω . It must meet the minimum sink current of 3 mA at V_{OL}max = 0.4 V for the output stages (for more details see the SMBus or I²C Bus specification).




Figure 7. SDA / SCL Hardware Interface


CDCE913, CDCEL913 SCAS849F-JUNE 2007-REVISED APRIL 2015


www.ti.com

8.5 Programming

			e 8. Command C			
Т			DESCI	RIPTION		
,	0 = Block Read or Block 1 = Byte Read or Byte W					
0)	Byte offset for Byte Read	l, Block Read, B	yte Write, and Block V	Vrite operations		
	1	7	1 1	8	1 1	
	S	Slave Address		Data Byte	AP	
	MSB		LSB MSE	-	LSB	
	S Sta	art Condition				
		peated Start Co	ondition			
			m CDCE9xx Device;	$\Omega = M/rito (M/r) t$		
		. ,			J CDCL9XXX	
			K = 0 and NACK =1)			
	P Sto	op Condition				
	Ma	aster-to-Slave Tr	ansmission			
	Sla	ave-to-Master Tr	ansmission			
		Figure 8.	Generic Progra	mming Sequ	ience	
	1 7	1 1	8	1	8	1 1
Γ	1 7 S Slave Address	1 1 Wr A	8 CommandCode	1 A	8 Data Byte	1 1 A P
Ľ		Wr A		A	_	
C		Wr A	CommandCode	A	_	
	S Slave Address	Wr A Fig	CommandCode jure 9. Byte Writ	A A A A A A A A A A A A A A A A A A A	Data Byte	A P 1 1
	S Slave Address	Wr A	CommandCode gure 9. Byte Writ	e Protocol	Data Byte	AP
	S Slave Address 1 7 S Slave Address 8	Wr A Fig	CommandCode jure 9. Byte Writ	A A A A A A A A A A A A A A A A A A A	Data Byte	A P 1 1
	S Slave Address 1 7 S Slave Address	Wr A Fig	CommandCode jure 9. Byte Writ	A A A A A A A A A A A A A A A A A A A	Data Byte	A P 1 1
	S Slave Address 1 7 S Slave Address 8	Wr A Fig	CommandCode jure 9. Byte Writ	A te Protocol	Data Byte	A P 1 1
	S Slave Address 1 7 S Slave Address 8	Wr A Fig	CommandCode gure 9. Byte Writ 8 CommandCode	A te Protocol	Data Byte	A P 1 1
	S Slave Address 1 7 S Slave Address 8 Data Byte 1 7	Wr A Fig	CommandCode gure 9. Byte Writ 8 CommandCode ure 10. Byte Rea	A a Protocol 1 1 A Sr ad Protocol 1	Data Byte 7 Slave Address 8	A P 1 1 Rd A 1
	S Slave Address 1 7 S Slave Address 8 Data Byte	Wr A Fig	CommandCode gure 9. Byte Writ 8 CommandCode ure 10. Byte Rea	A te Protocol 1 1 A Sr ad Protocol	Data Byte 7 Slave Address 8	A P 1 1 Rd A
	S Slave Address 1 7 S Slave Address 8 Data Byte 1 7	Wr A Fig	CommandCode gure 9. Byte Writ 8 CommandCode ure 10. Byte Rea	A a Protocol 1 1 A Sr ad Protocol 1	Data Byte 7 Slave Address 8	A P 1 1 Rd A 1

and should not be overwritten.












Figure 13. Timing Diagram for SDA/SCL Serial Control Interface

8.6 Register Maps

8.6.1 SDA/SCL Configuration Registers

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCE913/CDCEL913. All settings can be manually written into the device through the SDA/SCL bus or easily programmed by using the TI Pro-Clock[™] software. TI Pro-Clock[™] software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

Table 9. SDA/SCL Registers

ADDRESS OFFSET	REGISTER DESCRIPTION	TABLE
00h	Generic configuration register	Table 11
10h	PLL1 configuration register	Table 12

The grey-highlighted bits, described in the configuration register tables in the following pages, belong to the control terminal register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2. See *Control Terminal Configuration*.

Table To. Computation Register, External Control Terminals									
			Y1	PLL1 Settings					
EXTERNAL CONTROL PINS			OUTPUT SELECTION	FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION			
S2	S1	S0	Y1	FS1	SSC1	Y2Y3			
0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0			
0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1			
0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2			
0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3			
1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4			
1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5			
1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6			
1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7			
Addr	ess offs	et ⁽¹⁾	04h	13h	10h–12h	15h			

Table 10. Configuration Register, External Control Terminals

(1) Address offset refers to the byte address in the configuration register in Table 11 and Table 12.



www.ti.com



OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾			DESCRIPTION		
	7	E_EL	Xb	Device identification (read-only): 1 is CD	CE913 (3.3 V	out), 0 is CDCEL91	13 (1.8 V out)	
00h	6:4	RID	Xb	Revision identification number (read-only	/)			
	3:0	VID	1h	Vendor identification number (read-only)				
	7	_	0b	Reserved – always write 0				
-	6	EEPIP	0b	EEPROM programming Status4: ⁽⁴⁾ (read	-only)		ogramming is completed. n programming mode.	
-	5	EELOCK	0b	Permanently lock EEPROM data ⁽⁵⁾		0 – EEPROM is r 1 – EEPROM is r	not locked. permanently locked.	
01h	4	PWDN	Ob	Note: PWDN cannot be set to 1 in the El 0 – Device active (PLL1 and al	Device power down (overwrites S0/S1/S2 setting; configuration register settings are unchanged) Note: PWDN cannot be set to 1 in the EEPROM. 0 – Device active (PLL1 and all outputs are enabled) 1 – Device power down (PLL1 in power down and all outputs in 3-state)			
	3:2	INCLK	00b	Input clock selection:	00 – Xtal		10 – LVCMOS	
	5.2	INCER	000		01 – VCXO		11 – Reserved	
	1:0	SLAVE_ADR	01b	Address bits A0 and A1 of the slave rece	eiver address			
	7	M1	1b	Clock source selection for output Y1:		0 - Input clock	1 – PLL1 clock	
	6	SPICON	0b	Operation mode selection for pin 12/13 ⁽⁶ 0 – Serial programming interfac 1 – Control pins S1 (pin 13) an	ce SDA (pin 13	3) and SCL (pin 12)		
02h	5:4	Y1 ST1	11b	Y1-State0/1 definition				
-	3:2	Y1_ST0	01b	_	00 – Device power down (all PLLs in power down and all 10 outputs in 3-State) 11			
-	1:0	Pdiv1 [9:8]				0 – Divider reset	and stand-by	
03h	7:0	Pdiv1 [7:0]	001h	10-bit Y1-output-divider Pdiv1:		1 to 1023 - Divid	er value	
	7	Y1_7	0b					
	6	Y1_6	0b	-				
	5	Y1_5	0b		0 – State0 (predefined by Y1_ST0)			
	4	Y1_4	0b	-				
04h	3	Y1_3	0b	Y1_x State Selection ⁽⁷⁾ 0 - State(predefined by Y1_ST0) 1 - State1 (predefined by Y1_ST1)				
	2	Y1_2	0b	-				
	1	Y1_1	1b	-				
	0	Y1_0	0b	1				
05h	7:3	XCSEL	0Ah	Crystal load capacitor selection ⁽⁸⁾	00h – 0 pF 01h – 1 pF 02h – 2 pF :14h to 1	Fh – 20 pF		
ľ	2:0		0b	Reserved - do not write other than 0				
OGh	7:1	BCOUNT	20h	7-bit byte count (defines the number of b must be read out to finish the read cycle		I be sent from this o	device at the next Block Read transfer); all bytes	
06h -	0	EEWRITE	0b	Initiate EEPROM write cycle (4)(9)		OM write cycle PROM write cycle (i	nternal registers are saved to the EEPROM)	
	-	-	0h	Unused address range				

(1) Writing data beyond '20h may affect device function.

(2) All data transferred with the MSB first

(3) Unless customer-specific setting

(4) During EEPROM programming, no data is allowed to be sent to the device through the SDA/SCL bus until the programming sequence is completed. Data, however, can be read out during the programming sequence (*Byte Read* or *Block Read*).

- (5) If this bit is set to high in the EEPROM, the actual data in the EEPROM is permanently locked. No further programming is possible. Data, however can still be written through the SDA/SCL bus to the internal register to change device function on the fly, but new data can no longer be saved to the EEPROM. EELOCK is effective only if written into the EEPROM.
- (6) Selection of *control pins* is effective only if written into the EEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporarily act as serial programming pins (SDA/SCL), and the two slave receiver address bits are reset to A0 = 0 and A1 = 0.
- (7) These are the bits of the control terminal register (see Table 10). The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C1, C2) must be used to achieve the best clock performance. External capacitors should be used only to finely adjust C_L by a few picofarads. The value of C_L can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF. For C_L > 20 pF, use additional external capacitors. The device input capacitance value must be considered, which always adds 1.5 pF (6 pF//2 pF) to the selected C_L. For more about VCXO config. and crystal recommendation, see application report SCAA085.
- (9) The EEPROM WRITE bit must be sent last. This ensures that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level-high does not trigger an EEPROM WRITE cycle. The EEWRITE bit must be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIP. If EELOCK is set to high, no EEPROM programming is possible.

Copyright © 2007-2015, Texas Instruments Incorporated

STRUMENTS

www.ti.com

XAS

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION
	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC selection (modulation amount). ⁽⁴⁾
10h	4:2	SSC1_6 [2:0]	000b	Down Center
	1:0	SSC1_5 [2:1]	- 000b	000 (off) 000 (off) 001 - 0.25% 001 ± 0.25%
	7	SSC1_5 [0]	0000	$010 - 0.5\%$ $010 \pm 0.5\%$
11h	6:4	SSC1_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%
1 111	3:1	SSC1_3 [2:0]	000b	$101 - 1.25\%$ $101 \pm 1.25\%$ 110 - 1.5%
	0	SSC1_2 [2]	- 000b	110 - 1.5% 111 - 2.0% 111 ± 2.0%
	7:6	SSC1_2 [1:0]	0000	
12h	5:3	SSC1_1 [2:0]	000b	
	2:0	SSC1_0 [2:0]	000b	
	7	FS1_7	0b	FS1_x: PLL1 frequency selection
	6	FS1_6	0b	
	5	FS1_5	0b	
125	4	FS1_4	0b	
13h	3	FS1_3	0b	$0 - f_{VCO1_0}$ (predefined by PLL1_0 – multiplier/divider value) 1 - f_{VCO1_1} (predefined by PLL1_1 – multiplier/divider value)
	2	FS1_2	0b	
	1	FS1_1	0b	
	0	FS1_0	0b	
14h	7	MUX1	1b	PLL1 multiplexer: 0 - PLL1 1 - PLL1 bypass (PLL1 is in power down)
	6	M2	1b	Output Y2 multiplexer: 0 - Pdiv1 1 - Pdiv2
	5:4	МЗ	10b	Output Y3 Multiplexer: 00 - Pdiv1-divider 01 - Pdiv2-divider 10 - Pdiv3-divider 11 - Reserved
	3:2	Y2Y3_ST1	11b	00 – Y2/Y3 disabled to 3-state (PLL1 is in power down)
	1:0	Y2Y3_ST0	01b	Y2, Y3- 01 – Y2/Y3 disabled to 3-State State0/1definition: 10–Y2/Y3 disabled to low 11 – Y2/Y3 enabled 11 – Y2/Y3 enabled
	7	Y2Y3_7	0b	Y2Y3_x output state selection. (4)
	6	Y2Y3_6	0b	
	5	Y2Y3_5	0b	
456	4	Y2Y3_4	0b	
15h	3	Y2Y3_3	0b	0 – State0 (predefined by Y2Y3_ST0) 1 – State1 (predefined by Y2Y3_ST1)
	2	Y2Y3_2	0b	
	1	Y2Y3_1	1b	
	0	Y2Y3_0	0b	

Table 12. PLL1 Configuration Register

(1) Writing data beyond 20h may adversely affect device function.

All data is transferred MSB-first.

Unless a custom setting is used

(2) (3) (4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.



Table 12. PLLT Configuration Register (continued)							
OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾		DESCRIPTION		
16h	7	SSC1DC	Ob	PLL1 SSC down/center selection:	0 – Down 1 – Center		
1011	6:0	Pdiv2	01h	7-bit Y2-output-divider Pdiv2:	0 – Reset and stand-by 1 to 127 – Divider value		
	7	_	0b	Reserved - do not write others than	n 0		
17h	6:0	Pdiv3	01h	7-bit Y3-output-divider Pdiv3:	0 – Reset and stand-by 1 to 127 – Divider value		
18h	7:0	PLL1_0N [11:4]	00.4h				
106	7:4	PLL1_0N [3:0]	004h				
19h	3:0	PLL1_0R [8:5]	000h				
1Ah	7:3	PLL1_0R[4:0]	00011	PLL1_0 ⁽⁵⁾ : 30-bit multiplier/divider value for frequency f_{VC01_0} (for more information, see the <i>PLL Multiplier/Divider Definition</i> paragraph).			
TAI	2:0	PLL1_0Q [5:3]	- 10h		······································		
	7:5	PLL1_0Q [2:0]	TON				
	4:2	PLL1_0P [2:0]	010b				
1Bh	1:0	VCO1_0_RANGE	00b	f_{VCO1_0} range selection:	$\begin{array}{l} 00 - f_{VCO1_0} < 125 \mbox{ MHz} \\ 01 - 125 \mbox{ MHz} \leq f_{VCO1_0} < 150 \mbox{ MHz} \\ 10 - 150 \mbox{ MHz} \leq f_{VCO1_0} < 175 \mbox{ MHz} \\ 11 - f_{VCO1_0} \geq 175 \mbox{ MHz} \end{array}$		
1Ch	7:0	PLL1_1N [11:4]	004h				
1Dh	7:4	PLL1_1N [3:0]	0041				
TUII	3:0	PLL1_1R [8:5]	000h				
1Eh	7:3	PLL1_1R[4:0]	00011	PLL1_1 ⁽⁵⁾ : 30-bit multiplier/divider v			
	2:0	PLL1_1Q [5:3]	- 10h				
1Fh	7:5	PLL1_1Q [2:0]	TON				
	4:2	PLL1_1P [2:0]	010b				
	1:0	VCO1_1_RANGE	00b	f _{VCO1_1} range selection:	$\begin{array}{l} 00 - f_{VCO1_1} < 125 \mbox{ MHz} \\ 01 - 125 \mbox{ MHz} \leq f_{VCO1_1} < 150 \mbox{ MHz} \\ 10 - 150 \mbox{ MHz} \leq f_{VCO1_1} < 175 \mbox{ MHz} \\ 11 - f_{VCO1_1} \geq 175 \mbox{ MHz} \end{array}$		

Table 12. PLL1 Configuration Register (continued)

(5) PLL settings limits: $16 \le q \le 63$, $0 \le p \le 7$, $0 \le r \le 511$, 0 < N < 4096



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CDCE913 device is an easy-to-use high-performance, programmable CMOS clock synthesizer. it can be used as a crystal buffer, clock synthesizer with separate output supply pin. The CDCE913 features an on-chip loop filter and Spread-spectrum modulation. Programming can be done through SPI, pin-mode, or using on-chip EEPROM. This section shows some examples of using CDCE913 in various applications.

9.2 Typical Application

Figure 14 shows the use of the CDCEL913 in an audio/video application using a 1.8-V single supply.




Figure 14. Single-Chip Solution Using CDCE913 for Generating Audio/Video Frequencies

9.2.1 Design Requirements

CDCE913 supports spread spectrum clocking (SSC) with multiple control parameters:

- Modulation amount (%)
- Modulation frequency (>20 kHz)
- Modulation shape (triangular, hershey, and others)
- Center spread / down spread (± or –)



Typical Application (continued)




Figure 15. Modulation Frequency (fm) and Modulation Amount




Figure 16. Spread Spectrum Modulation Shapes

9.2.2 Detailed Design Procedure


9.2.2.1 Spread Spectrum Clock (SSC)

Spread Spectrum modulation is a method to spread emitted energy over a larger bandwidth. In clocking, spread spectrum can reduce Electromagnetic Interference (EMI) by reducing the level of emission from clock distribution network.

TEXAS INSTRUMENTS

www.ti.com

Typical Application (continued)



CDCS502 with a 25-MHz Crystal, FS = 1, Fout = 100 MHz, and 0%, \pm 0.5, \pm 1%, and \pm 2% SSC

Figure 17. Comparison Between Typical Clock Power Spectrum and Spread-Spectrum Clock

9.2.2.2 PLL Frequency Planning

At a given input frequency (f_{IN}), the output frequency (f_{OUT}) of the CDCE913/CDCEL913 can be calculated:

$$f_{\text{OUT}} = \frac{f_{\text{IN}}}{\text{Pdiv}} \times \frac{\text{N}}{\text{M}}$$

where

٠

M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL; Pdiv (1 to 127) is the output divider.

The target VCO frequency (f_{VCO}) of each PLL can be calculated:

$$f_{\rm VCO} = f_{\rm IN} \times \frac{\rm N}{\rm M}$$

(2)

(1)

The PLL internally operates as fractional divider and needs the following multiplier/divider settings:

- N
- $P = 4 int(log_2N/M; if P < 0 then P = 0$
- Q = int(N'/M)
- R = N' M × Q

where

 $N' = N \times 2^{P}$ $N \ge M;$



Typical Application (continued)

```
80 MHz \leq f_{VCO} \leq 230 MHz
16 \leq Q \leq 63 µs
0 \leq P \leq 4 µs
0 \leq R \leq 51 µs
```


Example:


for $f_{IN} = 27$ MHz; M = 1; N = 4; Pdiv = 2	for $f_{IN} = 27$ MHz; M = 2; N = 11; Pdiv = 2
\rightarrow f _{OUT} = 54 MHz	\rightarrow f _{OUT} = 74.25 MHz
$\rightarrow f_{VCO} = 108 \text{ MHz}$	\rightarrow f _{VCO} = 148.50 MHz
\rightarrow P = 4 - int(log ₂ 4) = 4 - 2 = 2	\rightarrow P = 4 - int(log ₂ 5.5) = 4 - 2 = 2
\rightarrow N' = 4 × 2 ² = 16	\rightarrow N' = 11 x 2 ² = 44
\rightarrow Q = int(16) = 16	\rightarrow Q = int(22) = 22
\rightarrow R = 16 - 16 = 0	$\rightarrow R = 44 - 44 = 0$

The values for P, Q, R, and N' are automatically calculated when using TI Pro-Clock[™] software.

9.2.2.3 Crystal Oscillator Start-up

When the CDCE913/CDCEL913 is used as a crystal buffer, crystal oscillator start-up dominates the start-up time compared to the internal PLL lock time. The following diagram shows the oscillator start-up sequence for a 27-MHz crystal input with an 8-pF load. The start-up time for the crystal is in the order of approximately 250 µs compared to approximately 10 µs of lock time. In general, lock time will be an order of magnitude less compared to the crystal start-up time.





Texas Instruments

www.ti.com

Typical Application (continued)

9.2.2.4 Frequency Adjustment with Crystal Oscillator Pulling

The frequency for the CDCE913/CDCEL913 is adjusted for media and other applications with the VCXO control input Vctrl. If a PWM modulated signal is used as a control signal for the VCXO, an external filter is needed.




Figure 19. Frequency Adjustment using PWM Input to the VCXO Control

9.2.2.5 Unused Inputs/Outputs

If VCXO pulling functionality is not required, Vctrl should be left floating. All other unused inputs should be set to GND. Unused outputs should be left floating.

If one output block is not used, it is recommended to disable it. However, it is always recommended to provide the supply for the second output block even if it is disabled.


9.2.2.6 Switching Between XO and VCXO Mode

When the CDCE(L)913 is in crystal oscillator or in VCXO configuration, the internal capacitors require different internal capacitance. The following steps are recommended to switch to VCXO mode when the configuration for the on-chip capacitor is still set for XO mode. To center the output frequency to 0 ppm:

- 1. While in XO mode, put Vctrl = Vdd/2
- 2. Switch from X0 mode to VCXO mode
- 3. Program the internal capacitors in order to obtain 0ppm at the output.


9.2.3 Application Curves

Figure 20, Figure 21, Figure 22, and Figure 23 show CDCE913 measurements with the SSC feature enabled. Device Configuration: 27-MHz input, 27-MHz output.





Typical Application (continued)



10 Power Supply Recommendations

There is no restriction on the power-up sequence. In case VDDOUT is applied first, it is recommended to ground VDD. In case VDDOUT is powered while VDD is floating, there is a risk of high current flowing on the VDDOUT.

The device has a power-up control that is connected to the 1.8-V supply. This will keep the whole device disabled until the 1.8-V supply reaches a sufficient voltage level. Then the device switches on all internal components, including the outputs. If there is a 3.3-V Vddout available before the 1.8-V, the outputs will stay disabled until the 1.8-V supply has reached a certain level.

11 Layout

11.1 Layout Guidelines

When the CDCE913 is used as a crystal buffer, any parasitics across the crystal affects the pulling range of the VCXO. Therefore, care must be taken in placing the crystal units on the board. Crystals should be placed as close to the device as possible, ensuring that the routing lines from the crystal terminals to XIN and XOUT have the same length.

If possible, cut out both ground plane and power plane under the area where the crystal and the routing to the device are placed. In this area, always avoid routing any other signal line, as it could be a source of noise coupling.

Additional discrete capacitors can be required to meet the load capacitance specification of certain crystal. For example, a 10.7-pF load capacitor is not fully programmable on the chip, because the internal capacitor can range from 0 pF to 20 pF with steps of 1 pF. The 0.7-pF capacitor therefore can be discretely added on top of an internal 10 pF.

To minimize the inductive influence of the trace, it is recommended to place this small capacitor as close to the device as possible and symmetrically with respect to XIN and XOUT.

Figure 24 shows a conceptual layout detailing recommended placement of power supply bypass capacitors. For component side mounting, use 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.



11.2 Layout Example




Figure 24. Annotated Layout

12.3 Trademarks

DaVinci, OMAP, Pro-Clock are trademarks of Texas Instruments. Bluetooth is a registered trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Table 13. Related Links								
PARTS PRODUCT FOLDER SAMPLE & BUY TECHNICAL DOCUMENTS TOOLS & SOFTWARE SUPPORT & COMMUNITY								
CDCE913	Click here							
CDCEL913	Click here							

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:


12 Device and Documentation Support

VCXO Application Guideline for CDCE(L)9xx Family, (SCAA085)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CDCE913	Click here	Click here	Click here	Click here	Click here
CDCEL913	Click here	Click here	Click here	Click here	Click here







11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
CDCE913PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCE913PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCE913PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCE913PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCEL913PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913	Samples
CDCEL913PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913	Samples
CDCEL913PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913	Samples
CDCEL913PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



11-Apr-2013

⁽⁴⁾ Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCEL913 :

Automotive: CDCEL913-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CDCEL913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE913PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
CDCEL913PWR	TSSOP	PW	14	2000	367.0	367.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated