

## CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5

### 1 Features

- 20 LP-HCSL outputs with integrated 85-Ω output terminations
- 8 hardware output enable (OE#) controls
- Additive phase jitter after DB2000QL filter: < 0.08ps rms
- Supports PCIe Gen 4 and Gen 5 Common Clock (CC) and Individual Reference (IR) architectures
  - Spread spectrum-compatible
- Cycle-to-cycle jitter: < 50 ps
- Output-to-output skew: < 50 ps
- Input-to-output delay: < 3 ns
- 3.3-V core and IO supply voltages
- Hardware-controlled low power mode (PD#)
- Side-Band Interface (SBI) for output control in PD# mode
- 9 selectable SMBus addresses
- Power consumption: < 600 mW
- 6-mm x 6-mm, 80-pin TLGA/GQFN package

### 2 Applications

- [Microserver & tower server](#)
- [Storage area network & host bus adapter card](#)
- [Network attached storage](#)
- [Hardware accelerator](#)

### 3 Description


The CDCDB2000 is a 20-output LP-HCSL, DB2000QL compliant, clock buffer capable of distributing the reference clock for PCIe Gen 1-5, QuickPath Interconnect (QPI), UPI, SAS, and SATA interfaces. The SMBus, SBI, and 8 output enable pins allow the configuration and control of all 20 outputs individually. The CDCDB2000 is a DB2000QL derivative buffer and meets or exceeds the system parameters in the DB2000QL specification. The CDCDB2000 is packaged in a 6-mm x 6-mm TLGA/GQFN package with 80 leads.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CDCDB2000	TLGA (80)	6.00 mm x 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### CDCDB2000 System Diagram



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.5 Programming .....	<b>15</b>
<b>2 Applications</b> .....	<b>1</b>	7.6 Register Maps .....	<b>18</b>
<b>3 Description</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>24</b>
<b>4 Revision History</b> .....	<b>2</b>	8.1 Application Information .....	<b>24</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.2 Typical Application .....	<b>24</b>
<b>6 Specifications</b> .....	<b>7</b>	<b>9 Power Supply Recommendations</b> .....	<b>26</b>
6.1 Absolute Maximum Ratings .....	<b>7</b>	<b>10 Layout</b> .....	<b>27</b>
6.2 ESD Ratings .....	<b>7</b>	10.1 Layout Guidelines .....	<b>27</b>
6.3 Recommended Operating Conditions .....	<b>7</b>	10.2 Layout Examples .....	<b>27</b>
6.4 Thermal Information .....	<b>7</b>	<b>11 Device and Documentation Support</b> .....	<b>30</b>
6.5 Electrical Characteristics .....	<b>7</b>	11.1 Device Support .....	<b>30</b>
6.6 Timing Requirements .....	<b>9</b>	11.2 Receiving Notification of Documentation Updates .....	<b>30</b>
6.7 Typical Characteristics .....	<b>12</b>	11.3 Support Resources .....	<b>30</b>
<b>7 Detailed Description</b> .....	<b>13</b>	11.4 Trademarks .....	<b>30</b>
7.1 Overview .....	<b>13</b>	11.5 Electrostatic Discharge Caution .....	<b>30</b>
7.2 Functional Block Diagram .....	<b>13</b>	11.6 Glossary .....	<b>30</b>
7.3 Feature Description .....	<b>13</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>30</b>
7.4 Device Functional Modes .....	<b>14</b>		


## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
November 2019	*	Initial release.

## 5 Pin Configuration and Functions

**CDCDB2000 NPP Package  
80-Pin TLGA  
Top View**



**Pin Functions**

PIN		I/O TYPE	DESCRIPTION
NAME	NO.		
<b>INPUT CLOCK</b>			
CLKIN_P	G1	I	LP-HCSL differential clock input. Typically connected directly to the differential output of clock source.
CLKIN_N	H1	I	
<b>OUTPUT CLOCKS</b>			
CK0_P	J1	O	LP-HCSL differential clock output of channel 0. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK0_N	K1	O	
CK1_P	L1	O	LP-HCSL differential clock output of channel 1. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK1_N	M1	O	
CK2_P	M2	O	LP-HCSL differential clock output of channel 2. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK2_N	M3	O	
CK3_P	M4	O	LP-HCSL differential clock output of channel 3. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK3_N	M5	O	
CK4_P	M7	O	LP-HCSL differential clock output of channel 4. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK4_N	M8	O	

**Pin Functions (continued)**

PIN		I/O TYPE	DESCRIPTION
NAME	NO.		
CK5_P	M9	O	LP-HCSL differential clock output of channel 5. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect, and pin L8 (OE5# / DATA) is recommended to be either in DATA mode or pulled high.
CK5_N	M10	O	
CK6_P	M11	O	LP-HCSL differential clock output of channel 6. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect, and pin L10 (OE6# / CLK) is recommended to be either in CLK mode or pulled high.
CK6_N	M12	O	
CK7_P	L12	O	LP-HCSL differential clock output of channel 7. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect, and pin K11 (OE7#) is recommended to be pulled high to disable channel 7 output.
CK7_N	K12	O	
CK8_P	J12	O	LP-HCSL differential clock output of channel 8. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect, and pin H11 (OE8#) is recommended to be pulled high to disable channel 8 output.
CK8_N	H12	O	
CK9_P	G12	O	LP-HCSL differential clock output of channel 9. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect, and pin E12 (OE9#) is recommended to be pulled high to disable channel 9 output.
CK9_N	F12	O	
CK10_P	D12	O	LP-HCSL differential clock output of channel 10. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect, and pin E11 (OE10# / SHFT_LD#) is recommended to be either in SHFT_LD# mode or pulled high.
CK10_N	C12	O	
CK11_P	B12	O	LP-HCSL differential clock output of channel 11. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect, and pin C11 (OE11#) is recommended to be pulled high to disable channel 11 output.
CK11_N	A12	O	
CK12_P	A11	O	LP-HCSL differential clock output of channel 12. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect, and pin B10 (OE12#) is recommended to be pulled high to disable channel 12 output.
CK12_N	A10	O	
CK13_P	A9	O	LP-HCSL differential clock output of channel 13. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK13_N	A8	O	
CK14_P	A7	O	LP-HCSL differential clock output of channel 14. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK14_N	A6	O	
CK15_P	A5	O	LP-HCSL differential clock output of channel 15. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK15_N	A4	O	
CK16_P	A3	O	LP-HCSL differential clock output of channel 16. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK16_N	A2	O	
CK17_P	A1	O	LP-HCSL differential clock output of channel 17. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK17_N	B1	O	
CK18_P	C1	O	LP-HCSL differential clock output of channel 18. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK18_N	D1	O	
CK19_P	E1	O	LP-HCSL differential clock output of channel 19. Typically connected directly to PCIe differential clock input. If unused, the pins can be left no connect.
CK19_N	F1	O	
<b>MANAGEMENT AND CONTROL</b>			
CKPWRGD_PD#	M6	I, PD	<p>Clock Power Good and Power Down multi-function input pin with internal 120-kΩ pulldown. Typically connected to GPIO of microcontroller. If unused, the pin can be left no connect.</p> <p>On first high transition, PWRGD samples the latched SADR[1:0] inputs and starts up device. After PWRGD has been asserted high for the first time, the pin becomes a PD# pin and it controls power-down mode:            LOW: Power-down mode, all output channels tri-stated.            HIGH: Normal operation mode.</p>
OE5# DATA	L8	I, PD	<p>Output enable for channel 5 and Side-Band Interface data multi-function pin with internal 120-kΩ pulldown. Typically connected to GPIO of microcontroller. If both modes are unused, the pin can be left no connect.</p> <p>When pin E2 = LOW, OE5# mode. Output enable for channel 5, active low.            LOW: enable output channel 5.            HIGH: disable output channel 5.</p> <p>When pin E2 = HIGH, DATA mode. Side-Band Interface data pin.</p>

**Pin Functions (continued)**

PIN		I/O TYPE	DESCRIPTION
NAME	NO.		
OE6# CLK	L10	I, PD	Output enable for channel 6 and Side-Band Interface clock multi-function pin with internal 120-kΩ pull-down. Typically connected to GPIO of microcontroller. If both modes are unused, the pin can be left no connect. When pin E2 = LOW, OE6# mode. Output Enable for channel 6, active low. LOW: enable output channel 6. HIGH: disable output channel 6. When pin E2 = HIGH, CLK mode. Side-Band interface clock pin.
OE7#	K11	I, PD	Output Enable for channel 7 with internal 120-kΩ pull-down, active low. Typically connected to GPIO of microcontroller. If unused, the pin can be left no connect. LOW: enable output channel 7. HIGH: disable output channel 7.
OE8#	H11	I, PD	Output Enable for channel 8, with internal 120-kΩ pull-down, active low. Typically connected to GPIO of microcontroller. If unused, the pin can be left no connect. LOW: enable output channel 8. HIGH: disable output channel 8.
OE9#	E12	I, PD	Output Enable for channel 9, with internal 120-kΩ pull-down, active low. Typically connected to GPIO of microcontroller. If unused, the pin can be left no connect. LOW: enable output channel 9. HIGH: disable output channel 9.
OE10# SHFT_LD#	E11	I, PD	Output enable for channel 10 and Side-Band Interface load shift registers multi-function pin with internal 120-kΩ pull-down. Typically connected to GPIO of microcontroller. If both modes are unused, the pin can be left no connect. When pin E2 = LOW, OE10# mode. Output Enable for channel 10, active low. LOW: enable output channel 10. HIGH: disable output channel 10. When pin E2 = HIGH, SHFT_LD# mode. Side-Band Interface load shift registers pin. LOW: disable Side-Band Interface shift register. HIGH: enable Side-Band Interface shift register. A falling edge transfers the Side-Band shift register contents to the output register.
OE11#	C11	I, PD	Output Enable for channel 11 with internal 120-kΩ pull-down, active low. Typically connected to GPIO of microcontroller. If unused, the pin can be left no connect. LOW: enable output channel 11. HIGH: disable output channel 11.
OE12#	B10	I, PD	Output Enable for channel 12 with internal 120-kΩ pull-down, active low. Typically connected to GPIO of microcontroller. If unused, the pin can be left no connect. LOW: enable output channel 12. HIGH: disable output channel 12.
SBEN	E2	I, S, PD	Side-Band Interface enable input with internal 120-kΩ pull-down. Typically connected to GPIO of microcontroller. If unused, the pin can be left no connect. This pin disables the Output Enable (OE#) pins when asserted. LOW: OE# pins and SMBus enable bits control outputs, Side-Band interface disabled. HIGH: Side-Band Interface controls outputs, OE# pins and SMBus enable bits are disabled.
<b>SMBUS AND SMBUS ADDRESS</b>			
SADR0	B4	I, S, PU / PD	SMBus address strap bit[0]. This is a 3-level input that is decoded in conjunction with pin B8 to set SMBus address. It has internal 120-kΩ pullup / pull-down network biasing to VDD/2 when no connect. For a high-level input configuration, the pin should be pulled up to 3.3-V VDD through an external pullup resistor from 1k to 5k with 5% tolerance. For a low-level input configuration input, the pin should be pulled down to ground through an external pulldown resistor from 1k to 5k with 5% tolerance. For a mid-level input configuration, the pin should be left floating and not connected to VDD or ground.

**Pin Functions (continued)**

PIN		I/O TYPE	DESCRIPTION
NAME	NO.		
SADR1	B8	I, S, PU / PD	SMBus address strap bit[1]. This is a 3-level input that is decoded in conjunction with pin B4 to set SMBus address. It has internal 120-kΩ pullup / pulldown network biasing to VDD/2 when no connect. For a high-level input configuration, the pin should be pulled up to 3.3-V VDD through an external pullup resistor from 1k to 5k with 5% tolerance. For a low-level input configuration, the pin should be pulled down to ground through an external pulldown resistor from 1k to 5k with 5% tolerance. For a mid-level input configuration, the pin should be left floating and not connected to VDD or ground.
SMBCLK	L5	I	Clock pin of SMBus interface. Typically pulled up to 3.3-V VDD using external pullup resistor. The recommended pullup resistor value is > 8.5k.
SMBDAT	L4	I / O	Data pin of SMBus interface. Typically pulled up to 3.3-V VDD using external pullup resistor. The recommended pullup resistor value is > 8.5k.
<b>SUPPLY VOLTAGE AND GROUND</b>			
GND	DAP	G	Ground. Connect ground pad to system ground.
VDD	B2, B6, B11, L2, L11	P	Power supply input for LP-HCSL clock output channels. Connect to 3.3-V power supply rail with decoupling capacitor to GND. Place a 0.1-μF capacitor close to each supply pin between power supply and ground.
VDD_A	H2	P	Power supply input for differential input clock. Connect to 3.3-V power supply rail with decoupling capacitor to GND. Place a 0.1-μF capacitor close to pin.
<b>NO CONNECT</b>			
NC	B3, B5, B7, B9, C2, D2, D11, F2, F11, G2, G11, J2, J11, K2, L3, L6, L7, L9,	—	Do not connect to GND or VDD.

The “#” symbol at the end of a pin name indicates that the active state occurs when the signal is at a low voltage level. When “#” is not present, the signal is active high.

The definitions below define the I/O type for each pin.

- I = Input
- O = Output
- I / O = Input / Output
- PU / PD = Internal 120-kΩ Pullup / Pulldown network biasing to VDD/2
- PD = Internal 120-kΩ Pulldown
- S = Hardware Configuration Pin
- P = Power Supply
- G = Ground

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub> , V <sub>DD_A</sub>	Power supply voltage	-0.3	3.6	V
V <sub>IN</sub>	IO input voltage	GND	V <sub>DD</sub> + 0.3	V
T <sub>J</sub>	Junction temperature		125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±3000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	IO supply voltage	3.135	3.3	3.465	V
V <sub>DD_A</sub>	Core supply voltage	3.135	3.3	3.465	V
T <sub>A</sub>	Ambient temperature	-40		85	°C
T <sub>J</sub>	Junction temperature			125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		CDCDB2000	UNIT
		NPP (GQFN)	
		80 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	32.7	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	31.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	15.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	15.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.5	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 6.5 Electrical Characteristics

V<sub>DD</sub>, V<sub>DD\_A</sub> = 3.3 V ± 5 %, -40 °C < T<sub>A</sub> < 85 °C. Typical values are at V<sub>DD</sub> = V<sub>DD\_A</sub> = 3.3 V, 25 °C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>CURRENT CONSUMPTION</b>					
I <sub>DD_A</sub>	Core supply current	Active mode. CKPWRGD_PD# = 1		12	mA
		Power down mode. CKPWRGD_PD# = 0		8	

## Electrical Characteristics (continued)

VDD, VDD\_A = 3.3 V ± 5 %, -40 °C < TA < 85 °C. Typical values are at VDD = VDD\_A = 3.3 V, 25 °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>DD</sub>	IO supply current per output	All-outputs disabled			20		mA
		All-outputs active, 100MHz			200		
		Power down mode. CKPWRGD_PD# = 0			8		
<b>CLOCK INPUT</b>							
f <sub>IN</sub>	Input frequency			50	100	250	MHz
V <sub>IN</sub>	Input voltage swing	Differential voltage between CLKIN_P and CLKIN_N <sup>(1)</sup>		200		2300	mV <sub>Diff-peak</sub>
dV/dt	Input voltage edge rate	20% - 80% of input swing		0.7			V/ns
DV <sub>CROSS</sub>	Total variation of V <sub>CROSS</sub>	Total variation across V <sub>CROSS</sub>			140		mV
DC <sub>IN</sub>	Input duty cycle			40		60	%
C <sub>IN</sub>	Input capacitance <sup>(2)</sup>	Differential capacitance between CLKIN_P and CLKIN_N pins			2.2		pF
<b>CLOCK OUTPUT</b>							
f <sub>OUT</sub>	Output frequency			50	100	250	MHz
C <sub>OUT</sub>	Output capacitance <sup>(1)</sup>	Differential capacitance between CKx_P and CKx_N pins			2.2		pF
V <sub>OH</sub>	Output high voltage	Single-ended <sup>(2)(3)</sup>		225		270	mV
V <sub>OL</sub>	Output low voltage			10		150	
V <sub>CROSS</sub>	Crossing point voltage	Input V <sub>CROSS</sub> varied by 140 mV. <sup>(3)(4)</sup>		130		200	
DV <sub>CROSS</sub>	Total variation of V <sub>CROSS</sub>	Input V <sub>CROSS</sub> varied by 140 mV. Variation of V <sub>CROSS</sub> <sup>(3)(4)</sup>				35	
V <sub>ovs</sub>	Overshoot voltage	<sup>(3)</sup>				V <sub>OH</sub> +75	
V <sub>uds</sub>	Undershoot voltage	<sup>(3)</sup>				V <sub>OL</sub> -75	
Z <sub>DIFF</sub>	Differential impedance	Measured at V <sub>OL</sub> /V <sub>OH</sub>		81	85	89	
Z <sub>DIFF_CROSS</sub>	Differential impedance	Measured at V <sub>CROSS</sub>		68	85	102	
t <sub>EDGE</sub>	Edge rate	Measured at V <sub>CROSS</sub>		2		20	V/ns
Dt <sub>EDGE</sub>	Edge rate matching	Measured at V <sub>CROSS</sub>				20	%
t <sub>STABLE</sub>	Power good assertion to stable clock output	CKPWRGD_PD# pin transitions from 0 to 1, f <sub>IN</sub> = 100 MHz	Measured when PWRGD reaches 0.2V			1.8	ms
t <sub>DRIVE_PD#</sub>	Power good assertion to outputs driven high	CKPWRGD_PD# pin transitions from 0 to 1, f <sub>IN</sub> = 100 MHz	Measured when PWRGD reaches 0.2V			300	µs
t <sub>OE</sub>	Output enable assertion to stable clock output	OEx# pin transitions from 1 to 0				10	CLKIN Periods
t <sub>OD</sub>	Output enable de-assertion to no clock output	OEx# pin transitions from 0 to 1				10	
t <sub>PD</sub>	Power down assertion to no clock output	CKPWRGD_PD# pin transitions from 1 to 0				3	
t <sub>DCD</sub>	Duty cycle distortion	Differential; f <sub>IN</sub> = 100MHz, f <sub>in_DC</sub> = 50%		-1.0		1.0	%
t <sub>DLY</sub>	Propagation delay			<sup>(5)</sup> 0.5		3	ns

(1) Voltage swing includes overshoot.

(2) Not tested in production. Ensured by design and characterization.

(3) Measured into DC test load.

(4) V<sub>CROSS</sub> is single-ended voltage when CKx\_P = CKx\_N with respect to system ground. Only valid on rising edge of CKx, when CKx\_P is rising.

(5) Measured from rising edge of CLK\_IN to any CKx output.



## Electrical Characteristics (continued)

VDD, VDD\_A = 3.3 V ± 5 %, -40 °C < TA < 85 °C. Typical values are at VDD = VDD\_A = 3.3 V, 25 °C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>SKEW</sub>	Skew between outputs					<sup>(6)</sup> 50	ps
J <sub>CKx_PCIE</sub>	Additive jitter	DB2000QL filter				0.08	ps, rms
	Additive jitter for PCIe5	PCIe5.0 filter				0.03	ps, rms
	Additive jitter for PCIe4	PLL BW = 2 - 5 MHz; CDR = 10 MHz	Input clock slew rate ≥ 1.8 V/ns			0.08	ps, rms
	Additive jitter for PCIe3		Input clock slew rate ≥ 0.6 V/ns			0.15	ps, rms
J <sub>CKx_PCIE</sub>	Additive jitter for PCIe2	PCIe2 filter				0.2	ps, rms
J <sub>CKx_PCIE</sub>	Additive jitter for PCIe1	PCIe1 filter				5	ps, rms
J <sub>CKx</sub>	Additive jitter	f <sub>IN</sub> = 100 MHz; slew rate ≥ 3 V/ns; 12 kHz to 20 MHz integration bandwidth.			155		fs, rms
<b>SMBUS INTERFACE, SIDE-BAND INTERFACE, OEx#, CKPWRGD_PD#, SBEN</b>							
V <sub>IH</sub>	High-level input voltage			2.0			V
V <sub>IL</sub>	Low-level input voltage					0.8	
I <sub>IL</sub>	Input leakage current	With internal pull up/pull-down	GND < V <sub>IN</sub> < V <sub>DD</sub>	-30		30	uA
		Without internal pull up/pull-down		-5		5	
C <sub>IN</sub>	Input capacitance				4.5		pF
C <sub>OUT</sub>	Output capacitance				4.5		pF
<b>3-LEVEL DIGITAL INTERFACE (SA_0, SA_1)</b>							
V <sub>IHT</sub>	High-level input voltage			2.4			V
V <sub>IMT</sub>	Mid level input voltage			1.3	V <sub>DD</sub> /2	1.8	
V <sub>ILT</sub>	Low-level input voltage					0.9	
I <sub>INT</sub>	Input high current	VIN = V <sub>DD</sub> , VIN = GND		-10		10	uA
I <sub>Leak</sub>	Input leakage current	With internal pull up/pull-down	GND < V <sub>IN</sub> < V <sub>DD</sub>	-30		30	

(6) Measured from rising edge of any CKx output to any other CKx output.

## 6.6 Timing Requirements

VDD, VDD\_A = 3.3 V ± 5 %, -40 °C < TA < 85 °C. Typical values are at VDD = VDD\_A = 3.3 V, 25 °C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
<b>SMBUS-COMPATIBLE INTERFACE TIMING</b>					
f <sub>SMB</sub>	SMBus operating frequency	10		100	kHz
t <sub>BUF</sub>	Bus free time between STOP and START	4.7			μs
t <sub>HD_STA</sub>	START condition hold time	4			
t <sub>SU_STA</sub>	START condition setup time	4.7			
t <sub>SU_STO</sub>	STOP condition setup time	4			
t <sub>HD_DAT</sub>	SMBDAT hold time	300			ns
t <sub>SU_DAT</sub>	SMBDAT setup time	250			
t <sub>TIMEOUT</sub>	Detect SMBCLK low timeout	25		35	ms
t <sub>LOW</sub>	SMBCLK low period	4.7			μs
t <sub>HIGH</sub>	SMBCLK high period	4		50	
t <sub>LOW_SL</sub>	Cumulative clock low extend time			25	ms

### Timing Requirements (continued)

VDD, VDD\_A = 3.3 V ± 5 %, -40 °C < TA < 85 °C. Typical values are at VDD = VDD\_A = 3.3 V, 25 °C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
t <sub>F</sub>	SMBCLK/SMBDAT fall time <sup>(1)</sup>			300	ns
t <sub>R</sub>	SMBCLK/SMBDAT rise time <sup>(2)</sup>			1000	
<b>SIDE-BAND INTERFACE TIMING</b>					
t <sub>PERIOD</sub>	Clock period	40			ns
t <sub>SETUP</sub>	Setup time to clock	25			
t <sub>DSU</sub>	Data set up time	10			
t <sub>DHOLD</sub>	Data hold time	5			
t <sub>DELAY</sub>	Delay time	25			
t <sub>PDLY</sub>	Propagation delay	4		10	CLK periods
t <sub>SLEW</sub>	Clock slew rate	20% - 80%		3	V/ns

(1) TF = (VIHMIN + 0.15) to (VILMAX - 0.15)

(2) TR = (VILMAX - 0.15) to (VIHMIN + 0.15)




Figure 1. Start-Up With CLKIN Timing Diagram




Figure 2. Start-Up Without CLKIN Timing Diagram




Figure 3. SMBus Timing Diagram




Figure 4. Side-Band Interface Timing Diagram

### 6.7 Typical Characteristics





Figure 5. CDCDB2000 Clock Out (CK0:19) Phase Noise

## 7 Detailed Description

### 7.1 Overview

The CDCDB2000 is a low additive-jitter, low propagation delay clock buffer designed to meet the strict performance requirements for PCIe Gen 1-5, QPI and UPI reference clocks. The CDCDB2000 allows buffering and replication of a single clock source to up to 20 individual outputs in the LP-HCSL format. The outputs of the CDCDB2000 can be configured before they are enabled using the Side-Band control interface. The CDCDB2000 also includes status and control registers accessible by an SMBus version 2.0 compliant interface. The device integrates a large amount of external passive components to reduce overall system cost.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Output Enable Control

The CDCDB2000 allows two methods to control the state of the output channels: SMBus/OE#, and Side-Band Interface. Only one of the two methods can be active at any time, and the active interface is selected by the state of the SBEN pin. Both methods of output control can assign the state of each output individually.

When in SMBus/OE# control is selected, the OE# pins become active. The OE# pins control the state of the output with the same number. For example, the OE5# pin controls the state of the CK5 output driver. The SMBus registers may enable/disable the output regardless of the OE# pin state if desired.

#### 7.3.2 SMBus

The CDCDB2000 has an SMBus interface that is active only when CKPWRGD\_PD# = 1. The SMBus allows individual enable/disable of each output when the SMBus mode is selected using the SBEN pin.

When CKPWRGD\_PD# = 0, the SMBus pins are placed in a Hi-Z state, but all register settings are retained. The SMBus register values are only retained while VDD\_A remains inside of the recommended operating voltage.

## Feature Description (continued)

### 7.3.2.1 SMBus Address Assignment

The SMBus address is assigned by configuration of two pins (SADR1 and SADR0) that each support three levels. This configuration allows the CDCDB2000 to assume 9 different SMBus addresses.

The SMBus address pins are sampled PWRGD is set to 1. See [Table 1](#) for address pin configuration. The address cannot be changed until the PWRGD state is cleared by powering down the device.

**Table 1. SMBus Address Assignment**

SADR1	SADR0	SMBUS ADDRESS
L	L	0xD8
L	M	0xDA
L	H	0xDE
M	L	0xC2
M	M	0xC4
M	H	0xC6
H	L	0xCA
H	M	0xCC
H	H	0xCE

### 7.3.3 Side-Band Interface

The Side-Band Interface(SBI) is a basic 3-wire interface that consists of the DATA, CLK and SHFT\_LD# pins. The SBI is used to shift data into a 20-bit long shift register. When the SHFT\_LD# pin is high, the rising edge of CLK can shift DATA into the shift register. After shifting data, the falling edge of SHFT\_LD# clocks the shift register contents to the SBI output register.

While SBI is enabled by the SBEN pin, OE[7:9, 11, 12]# pins are disabled and DATA, CLK and SHFT\_LD# are enabled on the OE5#, OE6# and OE10# pins, respectively.

When power has been applied, and SBEN = 1, the SBI is active regardless of the CKPWRGD\_PD# pin state. This characteristic allows loading the shift register and transferring the contents to the SBI output register before the first assertion of the CKPWRGD\_PD# pin.

## 7.4 Device Functional Modes

### 7.4.1 CKPWRGD\_PD# Function

The CKPWRGD\_PD# pin is used to set 2 state variables inside of the device: PWRGD, and PD#. The PWRGD and PD# variables control which functions of the device are active at any time, as well as the state of the input and output pins.

The PWRGD and PD# states are multiplexed on the CKPWRGD\_PD# pin. CKPWRGD\_PD# must remain below VOL and not exceed VDD\_A + 0.3 V until VDD, VDD\_A, and CLKIN are present and within the recommended operating conditions.

The first rising edge of the CKPWRGD\_PD# pin sets PWRGD = 1. After PWRGD is set to 1, the CKPWRGD\_PD# pin is used to assert PD# mode only. PWRGD variable will only be cleared to 0 with the removal of VDD and VDD\_A.

## Device Functional Modes (continued)




Figure 6. PWRGD and PD# State Changes

### 7.4.2 OE[12:5]# and SMBus Output Enables

Each output channel, 0 to 19, can be individually enabled or disabled by SMBus control register bits, called SMB enable bits. Additionally, each output channel from 12 to 5 has a dedicated, corresponding, OE[12:5]# hardware pin. The OE[12:5]# pins are asynchronously asserted-low signals that may enable or disable the output.

Refer to [Table 2](#) for enabling and disabling outputs through the hardware and software. Note that both the SMB enable bit must be a '1' and the OEx# pin must be an input low voltage '0' for the output channel to be active.

[Table 2](#) is only valid when the SBEN signal is low (SBEN = 0).

Table 2. OE[12:5]# Functionality When SBEN = 0

INPUTS			OE[12:5]# HARDWARE PINS AND SMBus CONTROL REGISTER BITS			
PWRGD	PD#	CLKIN	SMBus ENABLE BIT (byte[2:0])	OE[12:5]#	CK[12:5]	CK[19:13, 4:0]
0	X	X	X	X	LOW	LOW
1	0	X	X	X	Tristate	Tristate
1	1	Running	0	X	0	0
1	1	Running	1	0	Running	Running
1	1	Running	1	1	0	Running

## 7.5 Programming

The CDCDB2000 has two methods to program the states of its 20 output drivers: SMBus and SBI.

To select between SMBus and SBI interfaces, the SBEN pin is used. Pulling the SBEN to a high level enables the SBI. Pulling the SBEN pin to ground enables the SMBus interface. When SBI is enabled, the SMBus Mask registers are active. The SMBus Mask registers allow the function of the SBI shift registers to be disabled and set the each individual channel as enabled. See [Figure 7](#) for a diagram of how the SMBus Mask registers and SBI shift register interact to enable or disable each output.

Programming (continued)




Figure 7. SMBus Mask Register and SBI Shift Register Logic

7.5.1 SMBus

SMBus programming is described in [SMBus](#), and the registers are described in [Register Maps](#).

7.5.2 SBI

Side-Band Interface (SBI) is a simple 3-wire serial interface. This interface consists of DATA, CLK and SHFT\_LD# pins. When the SHFT\_LD# pin is high, the rising edge of CLK clocks DATA into a shift register. After shifting data, the falling edge of SHFT\_LD# loads the shift register contents into the Output Register. Both the SBI and the traditional SMBus interface feed common output enable/disable synchronization logic, which ensures glitch-free enable and disable outputs regardless of the method used.

SBI can be configured at a system level in three ways: star topology, daisy chain topology, and directly. The star topology is shown in [Figure 8](#). The daisy chain topology is shown in [Figure 9](#).





Figure 8. SBI Star Topology



## Programming (continued)



**Figure 9. SBI Daisy Chain Topology**

## 7.6 Register Maps

### 7.6.1 CDCDB2000 Registers

Table 3 lists the CDCDB2000 registers. All register locations not listed in Table 3 should be considered as reserved locations and the register contents should not be modified.

**Table 3. CDCDB2000 Registers**

Address	Acronym	Register Name	Section
0h	OECR1	Output Enable Control 1	<a href="#">Go</a>
1h	OECR2	Output Enable Control 2	<a href="#">Go</a>
2h	OECR3	Output Enable Control 3	<a href="#">Go</a>
3h	OERDBK	Output Enable Read Back	<a href="#">Go</a>
4h	SBRDBK	SBEN Read Back	<a href="#">Go</a>
5h	VDRREVID	Vendor/Revision Identification	<a href="#">Go</a>
6h	DEVID	Device Identification	<a href="#">Go</a>
7h	BTRDCNT	Byte Read Count Control	<a href="#">Go</a>
8h	SBIMSK1	Side-Band Interface Override Control 1	<a href="#">Go</a>
9h	SBIMSK2	Side-Band Interface Override Control 2	<a href="#">Go</a>
Ah	SBIMSK3	Side-Band Interface Override Control 3	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. Table 4 shows the codes that are used for access types in this section.

**Table 4. CDCDB2000 Access Type Codes**

Access Type	Code	Description
<b>Read Type</b>		
R	R	Read
<b>Write Type</b>		
W	W	Write
<b>Reset or Default Value</b>		
-n		Value after reset or the default value

#### 7.6.1.1 OECR1 Register (Address = 0h) [reset = 78h]

OECR1 is shown in Table 5.

Return to the [Summary Table](#).

The OECR1 register contains bits that enable or disable individual output clock channels [19:16]

**Table 5. OECR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	Output Enable, CK19	R/W	1h	This bit controls the output enable signal for output channel CK19_P/CK19_N. 0h = Output Disabled 1h = Output Enabled
5	Output Enable, CK18	R/W	1h	This bit controls the output enable signal for output channel CK18_P/CK18_N. 0h = Output Disabled 1h = Output Enabled

**Table 5. OECR1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	Output Enable, CK17	R/W	1h	This bit controls the output enable signal for output channel CK17_P/CK17_N. 0h = Output Disabled 1h = Output Enabled
3	Output Enable, CK16	R/W	1h	This bit controls the output enable signal for output channel CK16_P/CK16_N. 0h = Output Disabled 1h = Output Enabled
2-0	RESERVED	R	0h	Reserved

**7.6.1.2 OECR2 Register (Address = 1h) [reset = FFh]**

OECR2 is shown in [Table 6](#).

Return to the [Summary Table](#).

The OECR2 register contains bits that enable or disable individual output clock channels [7:0]

**Table 6. OECR2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	Output Enable, CK7	R/W	1h	This bit controls the output enable signal for output channel CK7_P/CK7_N. 0h = Output Disabled 1h = Output Enabled
6	Output Enable, CK6	R/W	1h	This bit controls the output enable signal for output channel CK6_P/CK6_N. 0h = Output Disabled 1h = Output Enabled
5	Output Enable, CK5	R/W	1h	This bit controls the output enable signal for output channel CK5_P/CK5_N. 0h = Output Disabled 1h = Output Enabled
4	Output Enable, CK4	R/W	1h	This bit controls the output enable signal for output channel CK4_P/CK4_N. 0h = Output Disabled 1h = Output Enabled
3	Output Enable, CK3	R/W	1h	This bit controls the output enable signal for output channel CK3_P/CK3_N. 0h = Output Disabled 1h = Output Enabled
2	Output Enable, CK2	R/W	1h	This bit controls the output enable signal for output channel CK2_P/CK2_N. 0h = Output Disabled 1h = Output Enabled
1	Output Enable, CK1	R/W	1h	This bit controls the output enable signal for output channel CK1_P/CK1_N. 0h = Output Disabled 1h = Output Enabled
0	Output Enable, CK0	R/W	1h	This bit controls the output enable signal for output channel CK0_P/CK0_N. 0h = Output Disabled 1h = Output Enabled

### 7.6.1.3 OECR3 Register (Address = 2h) [reset = FFh]

OECR3 is shown in [Table 7](#).

Return to the [Summary Table](#).

The OECR3 register contains bits that enable or disable individual output clock channels [15:8]

**Table 7. OECR3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	Output Enable, CK15	R/W	1h	This bit controls the output enable signal for output channel CK15_P/CK15_N. 0h = Output Disabled 1h = Output Enabled
6	Output Enable, CK14	R/W	1h	This bit controls the output enable signal for output channel CK14_P/CK14_N. 0h = Output Disabled 1h = Output Enabled
5	Output Enable, CK13	R/W	1h	This bit controls the output enable signal for output channel CK13_P/CK13_N. 0h = Output Disabled 1h = Output Enabled
4	Output Enable, CK12	R/W	1h	This bit controls the output enable signal for output channel CK12_P/CK12_N. 0h = Output Disabled 1h = Output Enabled
3	Output Enable, CK11	R/W	1h	This bit controls the output enable signal for output channel CK11_P/CK11_N. 0h = Output Disabled 1h = Output Enabled
2	Output Enable, CK10	R/W	1h	This bit controls the output enable signal for output channel CK10_P/CK10_N. 0h = Output Disabled 1h = Output Enabled
1	Output Enable, CK9	R/W	1h	This bit controls the output enable signal for output channel CK9_P/CK9_N. 0h = Output Disabled 1h = Output Enabled
0	Output Enable, CK8	R/W	1h	This bit controls the output enable signal for output channel CK8_P/CK8_N. 0h = Output Disabled 1h = Output Enabled

### 7.6.1.4 OERDBK Register (Address = 3h) [reset = 0h]

OERDBK is shown in [Table 8](#).

Return to the [Summary Table](#).

The OERDBK register contains bits that report the current state of the OE[12:5]# input pins.

**Table 8. OERDBK Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	OE12# State	R	0h	This bit reports the logic level present on the OE12# pin.
6	OE11# State	R	0h	This bit reports the logic level present on the OE11# pin.
5	OE10# State	R	0h	This bit reports the logic level present on the OE10# pin.
4	OE9# State	R	0h	This bit reports the logic level present on the OE9# pin.
3	OE8# State	R	0h	This bit reports the logic level present on the OE8# pin.

**Table 8. OERDBK Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	OE7# State	R	0h	This bit reports the logic level present on the OE7# pin.
1	OE6# State	R	0h	This bit reports the logic level present on the OE6# pin.
0	OE5# State	R	0h	This bit reports the logic level present on the OE5# pin.

**7.6.1.5 SBRDBK Register (Address = 4h) [reset = 1h]**

SBRDBK is shown in [Table 9](#).

Return to the [Summary Table](#).

The SBRDBK register contains a bit that report the current state of the SBEN input pin.

**Table 9. SBRDBK Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	RESERVED	R	0h	Reserved
0	SBEN State	R/W	1h	This bit reports the logic level present on the SBEN pin.

**7.6.1.6 VDRREVID Register (Address = 5h) [reset = X]**

VDRREVID is shown in [Table 10](#).

Return to the [Summary Table](#).

The VDRREVID register contains a vendor identification code and silicon revision code.

**Table 10. VDRREVID Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	Revision Code[3:0]	R	X	Silicon revision code. Silicon revision code bits [3:0] map to register bits [7:4] directly.
3-0	Vendor ID[3:0]	R	X	Vendor identification code. Vendor ID bits [3:0] map to register bits [3:0] directly.

**7.6.1.7 DEVID Register (Address = 6h) [reset = X]**

DEVID is shown in [Table 11](#).

Return to the [Summary Table](#).

The DEVID register contains a device identification code.

**Table 11. DEVID Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	Device ID[7:0]	R	X	Device ID code. Device ID bits[7:0] map to register bits[7:0] directly.

**7.6.1.8 BTRDCNT Register (Address = 7h) [reset = 8h]**

BTRDCNT is shown in [Table 12](#).

Return to the [Summary Table](#).

The BTRDCNT register allows configuration of the number of bytes that will be read back from the SMBus interface on an issued read command.

**Table 12. BTRDCNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5-0	Read Byte Count[5:0]	R/W	8h	Writing to this register configures how many bytes will be read back.

**7.6.1.9 SBIMSK1 Register (Address = 8h) [reset = 0h]**

SBIMSK1 is shown in [Table 13](#).

Return to the [Summary Table](#).

The SBIMSK1 register allows the SMBus to force enable each output channel individually when the CDCDB2000 is in Side-Band interface mode.

**Table 13. SBIMSK1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SBI Output Mask, CK7	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK7 Enabled
6	SBI Output Mask, CK6	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK6 Enabled
5	SBI Output Mask, CK5	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK5 Enabled
4	SBI Output Mask, CK4	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK4 Enabled
3	SBI Output Mask, CK3	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK3 Enabled
2	SBI Output Mask, CK2	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK2 Enabled
1	SBI Output Mask, CK1	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK1 Enabled
0	SBI Output Mask, CK0	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK0 Enabled

**7.6.1.10 SBIMSK2 Register (Address = 9h) [reset = 0h]**

SBIMSK2 is shown in [Table 14](#).

Return to the [Summary Table](#).

The SBIMSK2 register allows the SMBus to force enable each output channel individually when the CDCDB2000 is in Side-Band interface mode.

**Table 14. SBIMSK2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SBI Output Mask, CK15	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK15 Enabled

**Table 14. SBIMSK2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	SBI Output Mask, CK14	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK14 Enabled
5	SBI Output Mask, CK13	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK13 Enabled
4	SBI Output Mask, CK12	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK12 Enabled
3	SBI Output Mask, CK11	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK11 Enabled
2	SBI Output Mask, CK10	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK10 Enabled
1	SBI Output Mask, CK9	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK9 Enabled
0	SBI Output Mask, CK8	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK8 Enabled

**7.6.1.11 SBIMSK3 Register (Address = Ah) [reset = 0h]**

SBIMSK3 is shown in [Table 15](#).

Return to the [Summary Table](#).

The SBIMSK3 register allows the SMBus to force enable each output channel individually when the CDCDB2000 is in Side-Band interface mode.

**Table 15. SBIMSK3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3	SBI Output Mask, CK19	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK19 Enabled
2	SBI Output Mask, CK18	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK18 Enabled
1	SBI Output Mask, CK17	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK17 Enabled
0	SBI Output Mask, CK16	R/W	0h	This bit overrides the the SBI output disable when set. 0h = SBI Controls Output 1h = Output CK16 Enabled

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The CDCDB2000 is a fanout buffer that supports PCIe generation 4 and PCIe generation 5 REFCLK distribution. It is used to create, and distribute, up to 20 copies of a typically 100-MHz clock.

### 8.2 Typical Application

Figure 10 shows a CDCDB2000 typical application. In this application, a clock generator provides a 100-MHz reference to the CDCDB2000 which then distributes that clock to PCIe endpoints. The clock generator may be a discrete clock generator like the LMK03328 or it may be integrated in a larger component such as a PCH or application processor.



**Figure 10. Typical Application**

#### 8.2.1 Design Requirements

Consider a typical server motherboard application which needs to distribute a 100-MHz PCIe reference clock from the PCH of a processor chipset to multiple endpoints. An example of clock input and output requirements is:

- Clock Input:
  - 100-MHz LP-HCSL
- Clock Output:
  - 2x 100-MHz to processors, LP-HCSL
  - 2x 100-MHz to riser/retimer, LP-HCSL
  - 2x 100-MHz to DDR memory controller, LP-HCSL

The section below describes the design procedure to configure the CDCDB2000 to output the frequencies for the above scenario.

#### 8.2.2 Detailed Design Procedure

The following items must be determined before starting design of a CDCDB2000 socket:

- Output Enable Control Method
- SMBus address



## Typical Application (continued)

### 8.2.2.1 Output Enable Control Method

If the SMBus and OE# pins should be used for controlling output states, the SBEN pin should be tied to a low potential. This could be selected for hot swapping where pin control by a CPLD or other hot swap controller is needed to enable/disable the reference clock to safeguard against backdriving a connected device.

### 8.2.2.2 SMBus Address

An SMBus address should be selected from the listed potential addresses in [Table 1](#). The appropriate pullup or pulldown resistor should be placed on the SADR<sub>x</sub> pins as indicated in the table. Ensure the SMBus address is not already in use to avoid conflict.

### 8.2.3 Application Curve

The graph listed in [Table 16](#) is used as both an application curve and a typical characteristics plot (see the [Typical Characteristics](#) section).

**Table 16. Table of Graphs**


TITLE	FIGURE
<i>CDCDB2000 Clock Out (CK0:19) Phase Noise</i>	<a href="#">Figure 5</a>

## 9 Power Supply Recommendations

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when the jitter and phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low impedance path for high-frequency noise and guards the power supply system against induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and should have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed very close to the power-supply terminals and laid out with short loops to minimize inductance. TI recommends to insert a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock buffer. These beads prevent the switching noise from leaking into the board supply. It is imperative to choose an appropriate ferrite bead with very low DC resistance to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply terminals that is greater than the minimum voltage required for proper operation.

shows the recommended power supply filtering and decoupling method.



**Figure 11. Power Supply Decoupling**

## 10 Layout

### 10.1 Layout Guidelines

The following section provides the layout guidelines to ensure good thermal performance and power supply connections for the CDCDB2000.

### 10.2 Layout Examples

Figure 12 and Figure 13 are PCB layout examples that show the application of thermal design practices and a low-inductance ground connection between the device DAP and the PCB.

The CDCDB2000 has 85-Ω differential output impedance LP-HCSL format drivers. All transmission lines connected to CKx pins should be 85-Ω differential impedance, 42.5-Ω single-ended impedance to avoid reflections and increased radiated emissions. Take care to eliminate or reduce stubs on the transmission lines.




Figure 12. PCB Layout Example for CDCDB2000, Top Layer

Layout Examples (continued)




Figure 13. PCB Layout Example for CDCDB2000, GND Layer

Layout Examples (continued)




Figure 14. PCB Layout Example for CDCDB2000, Bottom Layer

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 TICS Pro

TICS Pro is an offline software tool for EVM programming and also for register map generation to program a device configuration for a specific application. For TICS Pro, go to <http://www.ti.com/tool/TICSPRO-SW>.

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 11.4 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCDB2000NPPR	PREVIEW	TLGA	NPP	80	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	CDCDB 2000	
CDCDB2000NPPT	PREVIEW	TLGA	NPP	80	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	CDCDB 2000	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated