

BTS7120-2EPA

PROFET™+2 12V

2x 120 mΩ

Smart High-Side Power Switch



| | |
|----------------|-------------|
| Package | PG-TSDSO-14 |
| Marking | 7120-2A |

1 Overview

Potential Applications

- Suitable for resistive, inductive and capacitive loads
- Replaces electromechanical relays, fuses and discrete circuits
- Driving capability suitable for 2 A loads (including relays) and high inrush current loads such as R10W lamps or equivalent electronic loads (e.g. LED modules)





Figure 1 BTS7120-2EPA Application Diagram. Further information in [Chapter 10](#)

Overview**Basic Features**

- High-Side Switch with Diagnosis and Embedded Protection
- Part of PROFET™+2 12V Family
- Switch ON capability while Inverse Current condition (InverseON)
- Green Product (RoHS compliant)

Protection Features

- Absolute and dynamic temperature limitation with controlled restart
- Overcurrent protection (tripping) with Intelligent Restart Control
- Undervoltage shutdown
- Overvoltage protection with external components

Diagnostic Features

- Proportional load current sense
- Open Load in ON and OFF state
- Short circuit to ground and battery

Product Validation

Qualified for automotive applications. Product validation according to AEC-Q100 Grade 1.

Description

The BTS7120-2EPA is a Smart High-Side Power Switch, providing protection functions and diagnosis. The device is integrated in SMART7 technology.

Table 1 Product Summary

| Parameter | Symbol | Values |
|--|--------------------|----------------|
| Minimum Operating voltage (at switch ON) | $V_{S(OP)}$ | 4.1 V |
| Minimum Operating voltage (cranking) | $V_{S(UV)}$ | 3.1 V |
| Maximum Operating voltage | V_S | 28 V |
| Minimum Overvoltage protection ($T_J \geq 25\text{ °C}$) | $V_{DS(CLAMP)_25}$ | 35 V |
| Maximum current in Sleep mode ($T_J \leq 85\text{ °C}$) | $I_{VS(SLEEP)_85}$ | 0.5 μ A |
| Maximum operative current | $I_{GND(ACTIVE)}$ | 4 mA |
| Maximum ON-state resistance ($T_J = 150\text{ °C}$) | $R_{DS(ON)_150}$ | 110 m Ω |
| Nominal load current ($T_A = 85\text{ °C}$) | $I_{L(NOM)}$ | 2 A |
| Typical current sense ratio at $I_L = I_{L(NOM)}$ | k_{ILIS} | 1075 |

Block Diagram and Terms

2 Block Diagram and Terms

2.1 Block Diagram




Figure 2 Block Diagram of BTS7120-2EPA

Block Diagram and Terms

2.2 Terms

Figure 3 shows all terms used in this data sheet, with associated convention for positive values.




Figure 3 Voltage and Current Convention

Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 4 Pin Configuration

Pin Configuration

3.2 Pin Definitions and Functions

Table 2 Pin Definition

| Pin | Symbol | Function |
|-------------|---------------------|---|
| EP | VS (exposed pad) | Supply Voltage Battery voltage |
| 1 | GND | Ground Signal ground |
| 2, 6 | INn | Input Channel n Digital signal to switch ON channel n (“high” active) If not used: connect with a 10 kΩ resistor either to GND pin or to module ground |
| 3 | DEN | Diagnostic Enable Digital signal to enable device diagnosis (“high” active) and to clear the protection counter of channel selected with DSEL pin If not used: connect with a 10 kΩ resistor either to GND pin or to module ground |
| 4 | IS | SENSE current output Analog/digital signal for diagnosis If not used: left open |
| 5 | DSEL | Diagnosis Selection Digital signal to select one channel to perform ON and OFF state diagnosis (“high” active) If not used: connect with a 10 kΩ resistor either to GND pin or to module ground |
| 7, 11 | n.c. | Not connected, internally not bonded |
| 8-10, 12-14 | OUTn | Output n Protected high-side power output channel n ¹⁾ |

1) All output pins of the channel must be connected together on the PCB. All pins of the output are internally connected together. PCB traces have to be designed to withstand the maximum current which can flow.

General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings - General

Table 3 Absolute Maximum Ratings¹⁾

$T_J = -40\text{ °C}$ to $+150\text{ °C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|--|-----------------|--------|------|-----------------------|------|--|------------|
| | | Min. | Typ. | Max. | | | |
| Supply pins | | | | | | | |
| Power Supply Voltage | V_S | -0.3 | – | 28 | V | – | P_4.1.0.1 |
| Load Dump Voltage | $V_{BAT(LD)}$ | – | – | 35 | V | suppressed Load Dump acc. to ISO16750-2 (2010). $R_f = 2\ \Omega$ | P_4.1.0.3 |
| Supply Voltage for Short Circuit Protection | $V_{BAT(SC)}$ | 0 | – | 24 | V | Setup acc. to AEC-Q100-012 | P_4.1.0.25 |
| Reverse Polarity Voltage | $-V_{BAT(REV)}$ | – | – | 16 | V | $t \leq 2\text{ min}$ $T_A = +25\text{ °C}$ Setup as described in Chapter 10 | P_4.1.0.5 |
| Current through GND Pin | I_{GND} | -50 | – | 50 | mA | – | P_4.1.0.9 |
| Logic & control pins (Digital Input = DI) | | | | | | | |
| DI = INn, DEN, DSEL | | | | | | | |
| Current through DI Pin | I_{DI} | -1 | – | 2 | mA | ²⁾ | P_4.1.0.14 |
| Current through DI Pin Reverse Battery Condition | $I_{DI(REV)}$ | -1 | – | 10 | mA | ²⁾ $t \leq 2\text{ min}$ | P_4.1.0.36 |
| IS pin | | | | | | | |
| Voltage at IS Pin | V_{IS} | -1.5 | – | V_S | V | $I_{IS} = 10\ \mu\text{A}$ | P_4.1.0.16 |
| Current through IS Pin | I_{IS} | -25 | – | $I_{IS(SAT),M}$ AX | mA | – | P_4.1.0.18 |
| Temperatures | | | | | | | |
| Junction Temperature | T_J | -40 | – | 150 | °C | – | P_4.1.0.19 |
| Storage Temperature | T_{STG} | -55 | – | 150 | °C | – | P_4.1.0.20 |
| ESD Susceptibility | | | | | | | |
| ESD Susceptibility all Pins (HBM) | $V_{ESD(HBM)}$ | -2 | – | 2 | kV | HBM ³⁾ | P_4.1.0.21 |

General Product Characteristics

Table 3 Absolute Maximum Ratings¹⁾ (continued)

$T_J = -40\text{ °C}$ to $+150\text{ °C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|----------------------|--------|------|------|------|------------------------|------------|
| | | Min. | Typ. | Max. | | | |
| ESD Susceptibility OUTn vs GND and VS connected (HBM) | $V_{ESD(HBM)_{OU}T}$ | -4 | – | 4 | kV | HBM ³⁾ | P_4.1.0.22 |
| ESD Susceptibility all Pins (CDM) | $V_{ESD(CDM)}$ | -500 | – | 500 | V | CDM ⁴⁾ | P_4.1.0.23 |
| ESD Susceptibility Corner Pins (CDM) (pins 1, 7, 8, 14) | $V_{ESD(CDM)_{CR}N}$ | -750 | – | 750 | V | CDM ⁴⁾ | P_4.1.0.24 |

- 1) Not subject to production test - specified by design.
- 2) Maximum V_{DI} to be considered for Latch-Up tests: 5.5 V.
- 3) ESD susceptibility, Human Body Model “HBM”, according to AEC Q100-002.
- 4) ESD susceptibility, Charged Device Model “CDM”, according to AEC Q100-011.

Notes

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

4.2 Absolute Maximum Ratings - Power Stages

4.2.1 Power Stage - 120 mΩ

Table 4 Absolute Maximum Ratings¹⁾

$T_J = -40\text{ °C}$ to $+150\text{ °C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|----------|--------|------|------|------|---|-----------|
| | | Min. | Typ. | Max. | | | |
| Maximum Energy Dissipation Single Pulse | E_{AS} | – | – | 13.5 | mJ | $I_L = 2 \cdot I_{L(NOM)}$ $T_{J(0)} = 150\text{ °C}$ $V_S = 28\text{ V}$ | P_4.2.8.1 |
| Maximum Energy Dissipation Repetitive Pulse | E_{AR} | – | – | 4 | mJ | $I_L = I_{L(NOM)}$ $T_{J(0)} = 85\text{ °C}$ $V_S = 13.5\text{ V}$ 1M cycles | P_4.2.8.2 |

General Product Characteristics

Table 4 Absolute Maximum Ratings¹⁾ (continued)

$T_J = -40\text{ °C}$ to $+150\text{ °C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|-----------------|--------|------|----------------------|------|--|-----------|
| | | Min. | Typ. | Max. | | | |
| Maximum Energy Dissipation Repetitive Pulse - Relay | $E_{AR(RELAY)}$ | – | – | 10 | mJ | $I_L = 220\text{ mA}$ $T_{J(0)} = 85\text{ °C}$ $V_S = 13.5\text{ V}$ 2M cycles | P_4.2.8.4 |
| Load Current | $ I_L $ | – | – | $I_{L(OVL),M}$ AX | A | – | P_4.2.8.3 |

1) Not subject to production test - specified by design.

4.3 Functional Range

Table 5 Functional Range - Supply Voltage and Temperature¹⁾

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|------------------|--------|------|------|------|---|-----------|
| | | Min. | Typ. | Max. | | | |
| Supply Voltage Range for Normal Operation | $V_{S(NOR)}$ | 6 | 13.5 | 18 | V | – | P_4.3.0.1 |
| Lower Extended Supply Voltage Range for Operation | $V_{S(EXT,LOW)}$ | 3.1 | – | 6 | V | ²⁾³⁾ (parameter deviations possible) | P_4.3.0.2 |
| Supply Voltage Range reached after Overload Protection activation leading to “Undervoltage on V_S ” condition | $V_{S(EXT,CVG)}$ | – | – | 3.1 | V | C_{VSGND} is required when the Overload Protection is triggered (see Chapter 8.2) and the observed number of retries is different from what specified in Chapter 8.3.1 | P_4.3.0.7 |
| Upper Extended Supply Voltage Range for Operation | $V_{S(EXT,UP)}$ | 18 | – | 28 | V | ³⁾ (parameter deviations possible) | P_4.3.0.3 |
| Junction Temperature | T_J | -40 | – | 150 | °C | – | P_4.3.0.5 |

1) Not subject to production test - specified by design.

2) In case of V_S voltage decreasing: $V_{S(EXT,LOW),MIN} = 3.1\text{ V}$. In case of V_S voltage increasing: $V_{S(EXT,LOW),MIN} = 4.1\text{ V}$.

3) Protection functions still operative.

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics tables.

General Product Characteristics

4.4 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 6 Thermal Resistance¹⁾

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|---------------|--------|------|------|------|---|-----------|
| | | Min. | Typ. | Max. | | | |
| Thermal Characterization Parameter Junction-Top | Ψ_{JTOP} | – | 3.8 | 6.4 | K/W | ²⁾ | P_4.4.0.1 |
| Thermal Resistance Junction-to-Case | R_{thJC} | – | 3.3 | 5.5 | K/W | ²⁾ simulated at exposed pad | P_4.4.0.2 |
| Thermal Resistance Junction-to-Ambient | R_{thJA} | – | 34.6 | – | K/W | ²⁾ | P_4.4.0.3 |

- 1) Not subject to production test - specified by design.
- 2) According to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; the Product (Chip + Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70 μm Cu, 2 × 35 μm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer. Simulation done at $T_A = 105^\circ\text{C}$, $P_{DISSIPATION} = 1 \text{ W}$.

4.4.1 PCB Setup



Figure 5 1s0p PCB Cross Section



Figure 6 2s2p PCB Cross Section

General Product Characteristics



Figure 7 PCB setup for thermal simulations



Figure 8 Thermal vias on PCB for 2s2p PCB setup

4.4.2 Thermal Impedance

General Product Characteristics




Figure 9 Typical Thermal Impedance. PCB setup according Chapter 4.4.1




Figure 10 Thermal Resistance on 1s0p PCB with various cooling surfaces

Logic Pins

5 Logic Pins

The device has 4 digital pins for direct control.

5.1 Input Pins (INn)

The input pins IN0, IN1 activate the corresponding output channel. The input circuitry is compatible with 3.3V and 5V microcontroller (see [Chapter 10](#) for the complete application setup overview). The electrical equivalent of the input circuitry is shown in [Figure 11](#). In case the pin is not used, it must be connected with a 10 kΩ resistor either to GND pin or to module ground.



Figure 11 Input circuitry

The logic thresholds for “low” and “high” states are defined by parameters $V_{DI(TH)}$ and $V_{DI(HYS)}$. The relationship between these two values is shown in [Figure 12](#). The voltage V_{IN} needed to ensure a “high” state is always higher than the voltage needed to ensure a “low” state.



Figure 12 Input Threshold voltages and hysteresis

Logic Pins

5.2 Diagnosis Pin

The Diagnosis Enable (DEN) pin controls the diagnosis circuitry and the protection circuitry. When DEN pin is set to “high”, the diagnosis is enabled (see [Chapter 9.2](#) for more details). When it is set to “low”, the diagnosis is disabled (IS pin is set to high impedance).

The Diagnosis Selection (DSEL) pin selects the channel where diagnosis is performed (see [Chapter 9.1.1](#)).

The transition from “high” to “low” of DEN pin clears the protection latch of the channel selected with DSEL pin depending on the logic state of IN pin and DEN pulse length (see [Chapter 8.3](#) for more details). The internal structure of diagnosis pins is the same as the one of input pins. See [Figure 11](#) for more details.

5.3 Electrical Characteristics Logic Pins

$V_S = 6\text{ V to }18\text{ V}$, $T_J = -40\text{ °C to }+150\text{ °C}$

Typical values: $V_S = 13.5\text{ V}$, $T_J = 25\text{ °C}$

Digital Input (DI) pins = IN, DEN, DSEL

Table 7 Electrical Characteristics: Logic Pins - General

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---------------------------------|------------------|--------|------|------|---------------|--|-----------|
| | | Min. | Typ. | Max. | | | |
| Digital Input Voltage Threshold | $V_{DI(TH)}$ | 0.8 | 1.3 | 2 | V | See Figure 11 and Figure 12 | P_5.4.0.1 |
| Digital Input Clamping Voltage | $V_{DI(CLAMP1)}$ | – | 7 | – | V | ¹⁾ $I_{DI} = 1\text{ mA}$ See Figure 11 and Figure 12 | P_5.4.0.2 |
| Digital Input Clamping Voltage | $V_{DI(CLAMP2)}$ | 6.5 | 7.5 | 8.5 | V | $I_{DI} = 2\text{ mA}$ See Figure 11 and Figure 12 | P_5.4.0.3 |
| Digital Input Hysteresis | $V_{DI(HYS)}$ | – | 0.25 | – | V | ¹⁾ See Figure 11 and Figure 12 | P_5.4.0.4 |
| Digital Input Current (“high”) | $I_{DI(H)}$ | 2 | 10 | 25 | μA | $V_{DI} = 2\text{ V}$ See Figure 11 and Figure 12 | P_5.4.0.5 |
| Digital Input Current (“low”) | $I_{DI(L)}$ | 2 | 10 | 25 | μA | $V_{DI} = 0.8\text{ V}$ See Figure 11 and Figure 12 | P_5.4.0.6 |

1) Not subject to production test - specified by design.

6 Power Supply

The BTS7120-2EPA is supplied by V_S , which is used for the internal logic as well as supply for the power output stages. V_S has an undervoltage detection circuit, which prevents the activation of the power output stages and diagnosis in case the applied voltage is below the undervoltage threshold.

6.1 Operation Modes

BTS7120-2EPA has the following operation modes:

- Sleep mode
- Active mode
- Stand-by mode

The transition between operation modes is determined according to these variables:

- Logic level at INn pins
- Logic level at DEN pin

The state diagram including the possible transitions is shown in **Figure 13**. The behavior of BTS7120-2EPA as well as some parameters may change in dependence from the operation mode of the device. Furthermore, due to the undervoltage detection circuitry which monitors V_S supply voltage, some changes within the same operation mode can be seen accordingly.

There are three parameters describing each operation mode of BTS7120-2EPA:

- Status of the output channels
- Status of the diagnosis
- Current consumption at VS pin (measured by I_{VS} in Sleep mode, I_{GND} in all other operative modes)

Table 8 shows the correlation between operation modes, V_S supply voltage, and the state of the most important functions (channel status, diagnosis).




Figure 13 Operation Mode State Diagram

Power Supply

Table 8 Device function in relation to operation modes and V_S voltage

| Operative Mode | Function | V_S in undervoltage | V_S not in undervoltage |
|----------------|-----------|-----------------------|--------------------------------|
| Sleep | Channels | OFF | OFF |
| | Diagnosis | OFF | OFF |
| Active | Channels | OFF | available |
| | Diagnosis | OFF | available in OFF and ON states |
| Stand-by | Channels | OFF | OFF |
| | Diagnosis | OFF | available in OFF state |

6.1.1 Unsupplied

In this state, the device is either unsupplied (no voltage applied to VS pin) or the supply voltage is below the undervoltage threshold.

6.1.2 Power-up

The Power-up condition is entered when the supply voltage (V_S) is applied to the device. The supply is rising until it is above the undervoltage threshold $V_{S(OP)}$ therefore the internal Power-On signals are set.

6.1.3 Sleep mode

The device is in Sleep mode when all Digital Input pins (INn, DEN, DSEL) are set to “low”. When BTS7120-2EPA is in Sleep mode, all outputs are OFF. The current consumption is minimum (see parameter $I_{VS(SLEEP)}$). No Overtemperature or Overload protection mechanism is active when the device is in Sleep mode. The device can go in Sleep mode only if the protection is not active (counter = 0, see [Chapter 8.3.1](#) for further details).

6.1.4 Stand-by mode

The device is in Stand-by mode as long as DEN pin is set to “high” while input pins are set to “low”. All channels are OFF therefore only Open Load in OFF diagnosis is possible. Depending on the load condition, either a fault current $I_{IS(Fault)}$ or an Open Load in OFF current $I_{IS(OLOFF)}$ may be present at IS pin. In such situation, the current consumption of the device is increased.

6.1.5 Active mode

Active mode is the normal operation mode of BTS7120-2EPA. The device enters Active mode as soon as one IN pin is set to “high”. Device current consumption is specified with $I_{GND(Active)}$ (measured at GND pin because the current at VS pin includes the load current). Overload, Overtemperature and Overvoltage protections are active. Diagnosis is available.

6.2 Undervoltage on V_S

Between $V_{S(OP)}$ and $V_{S(UV)}$ the undervoltage mechanism is triggered. If the device is operative (in Active mode) and the supply voltage drops below the undervoltage threshold $V_{S(UV)}$, the internal logic switches OFF the output channels.

As soon as the supply voltage V_S is above the operative threshold $V_{S(OP)}$, the channels having the corresponding input pin set to “high” are switched ON again. The restart is delayed with a time $t_{DELAY(UV)}$ which protects the device in case the undervoltage condition is caused by a short circuit event (according to AEC-Q100-012), as shown in [Figure 14](#).

Power Supply

If the device is in Sleep mode and one input is set to “high”, the corresponding channel is switched ON if $V_S > V_{S(OP)}$ without waiting for $t_{DELAY(UV)}$.




Figure 14 V_S undervoltage behavior

Power Supply

6.3 Electrical Characteristics Power Supply

$V_S = 6\text{ V to }18\text{ V}$, $T_J = -40\text{ °C to }+150\text{ °C}$

Typical values: $V_S = 13.5\text{ V}$, $T_J = 25\text{ °C}$

Typical resistive loads connected to the outputs for testing (unless otherwise specified):

$R_L = 5.6\ \Omega$

Table 9 Electrical Characteristics: Power Supply - General

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|--|-----------------|--------|------|------|------|--|-----------|
| | | Min. | Typ. | Max. | | | |
| VS pin | | | | | | | |
| Power Supply Undervoltage Shutdown | $V_{S(UV)}$ | 1.8 | 2.3 | 3.1 | V | V_S decreasing IN = "high" From $V_{DS} \leq 0.5\text{ V}$ to $V_{DS} = V_S$ See Figure 14 | P_6.4.0.1 |
| Power Supply Minimum Operating Voltage | $V_{S(OP)}$ | 2.0 | 3.0 | 4.1 | V | V_S increasing IN = "high" From $V_{DS} = V_S$ to $V_{DS} \leq 0.5\text{ V}$ See Figure 14 | P_6.4.0.3 |
| Power Supply Undervoltage Shutdown Hysteresis | $V_{S(HYS)}$ | – | 0.7 | – | V | ¹⁾ $V_{S(OP)} - V_{S(UV)}$ See Figure 14 | P_6.4.0.6 |
| Power Supply Undervoltage Recovery Time | $t_{DELAY(UV)}$ | 2.5 | 5 | 7.5 | ms | $dV_S/dt \leq 0.5\text{ V}/\mu\text{s}$ $V_S \geq -1\text{ V}$ See Figure 14 | P_6.4.0.7 |
| Breakdown Voltage between GND and VS Pins in Reverse Battery | $-V_{S(REV)}$ | 16 | – | 30 | V | ¹⁾ $I_{GND(REV)} = 7\text{ mA}$ $T_J = 150\text{ °C}$ | P_6.4.0.9 |

1) Not subject to production test - specified by design.

6.4 Electrical Characteristics Power Supply - Product Specific

$V_S = 6\text{ V to }18\text{ V}$, $T_J = -40\text{ °C to }+150\text{ °C}$

Typical values: $V_S = 13.5\text{ V}$, $T_J = 25\text{ °C}$

Typical resistive loads connected to the outputs for testing (unless otherwise specified):

$R_L = 5.6\ \Omega$

Power Supply

6.4.1 BTS7120-2EPA

Table 10 Electrical Characteristics: Power Supply BTS7120-2EPA

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|--|---------------------|--------|------|------|---------------|--|-----------|
| | | Min. | Typ. | Max. | | | |
| Power Supply Current Consumption in Sleep Mode with Loads at $T_J \leq 85\text{ °C}$ | $I_{VS(SLEEP)_85}$ | – | 0.01 | 0.5 | μA | 1) $V_S = 18\text{ V}$ $V_{OUT} = 0\text{ V}$ IN = DEN = “low” $T_J \leq 85\text{ °C}$ | P_6.5.8.1 |
| Power Supply Current Consumption in Sleep Mode with Loads at $T_J = 150\text{ °C}$ | $I_{VS(SLEEP)_150}$ | – | 1 | 8 | μA | $V_S = 18\text{ V}$ $V_{OUT} = 0\text{ V}$ IN = DEN = “low” $T_J = 150\text{ °C}$ | P_6.5.8.2 |
| Operating Current in Active Mode (all Channels ON) | $I_{GND(ACTIVE)}$ | – | 2 | 4 | mA | $V_S = 18\text{ V}$ IN = DEN = “high” | P_6.5.8.3 |
| Operating Current in Stand-by Mode | $I_{GND(STBY)}$ | – | 1.2 | 1.8 | mA | $V_S = 18\text{ V}$ IN = “low” DEN = “high” | P_6.5.8.5 |

1) Not subject to production test - specified by design.

Power Stages

7 Power Stages

The high-side power stages are built using a N-channel vertical Power MOSFET with charge pump.

7.1 Output ON-State Resistance

The ON-state resistance $R_{DS(ON)}$ depends mainly on junction temperature T_J . **Figure 15** shows the variation of $R_{DS(ON)}$ across the whole T_J range. The value “2” on the y-axis corresponds to the maximum $R_{DS(ON)}$ measured at $T_J = 150\text{ °C}$.




Figure 15 $R_{DS(ON)}$ variation factor

The behavior in Reverse Polarity is described in [Chapter 8.4.1](#).

7.2 Switching loads

7.2.1 Switching Resistive Loads

When switching resistive loads, the switching times and slew rates shown in **Figure 16** can be considered. The switch energy values E_{ON} and E_{OFF} are proportional to load resistance and times t_{ON} and t_{OFF} .

Power Stages



Figure 16 Switching a Resistive Load

7.2.2 Switching Inductive Loads

When switching OFF inductive loads with high-side switches, the voltage V_{OUT} drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device due to overvoltage, a voltage clamp mechanism is implemented. The clamping structure limits the negative output voltage so that $V_{DS} = V_{DS(CLAMP)}$. **Figure 17** shows a concept drawing of the implementation. The clamping structure protects the device in all operation modes listed in **Chapter 6.1**.




Figure 17 Output Clamp concept

Power Stages

During demagnetization of inductive loads, energy has to be dissipated in BTS7120-2EPA. The energy can be calculated with **Equation (7.1)**:

$$E = V_{DS(CLAMP)} \cdot \left[\frac{V_S - V_{DS(CLAMP)}}{R_L} \cdot \ln \left(1 - \frac{R_L \cdot I_L}{V_S - V_{DS(CLAMP)}} \right) + I_L \right] \cdot \frac{L}{R_L} \quad (7.1)$$

The maximum energy, therefore the maximum inductance for a given current, is limited by the thermal design of the component.

7.2.3 Output Voltage Limitation

To increase the current sense accuracy, V_{DS} voltage is monitored. When the output current I_L decreases while the channel is diagnosed (DEN pin set to “high”, channel selected with DSEL pins - see **Figure 18**) bringing V_{DS} equal or lower than $V_{DS(SLC)}$, the output DMOS gate is partially discharged. This increases the output resistance so that $V_{DS} = V_{DS(SLC)}$ even for very small output currents. The V_{DS} increase allows the current sensing circuitry to work more efficiently, providing better k_{ILIS} accuracy for output current in the low range.



Figure 18 Output Voltage Limitation activation during diagnosis

7.3 Advanced Switching Characteristics

7.3.1 Inverse Current behavior

When $V_{OUT} > V_S$, a current I_{INV} flows into the power output transistor (see **Figure 19**). This condition is known as “Inverse Current”.

If the channel is in OFF state, the current flows through the intrinsic body diode generating high power losses therefore an increase of overall device temperature. This may lead to a switch OFF of unaffected channels due to Overtemperature. If the channel is in ON state, $R_{DS(INV)}$ can be expected and power dissipation in the output stage is comparable to normal operation in $R_{DS(ON)}$.

During Inverse Current condition, the channel remains in ON or OFF state as long as $I_{INV} < I_{L(INV)}$. If one channel has inverse current applied, the neighbor channel is not influenced, meaning that switching ON and OFF timings, protection (Overcurrent, Overtemperature) and current sensing (k_{ILIS}) are still within specified limits.

Power Stages

With InverseON, it is possible to switch ON the channel during Inverse Current condition as long as $I_{INV} < I_{L(INV)}$ (see **Figure 20**).




Figure 19 Inverse Current Circuitry




Figure 20 InverseON - Channel behavior in case of applied Inverse Current

Power Stages

Note: No protection mechanism like Overtemperature or Overload protection is active during applied Inverse Currents.

7.3.2 Switching Channels in Parallel

In case of appearance of a short circuit with connected in parallel to drive a single load, it may happen that the two channels switch OFF asynchronously, therefore bringing an additional thermal stress to the channel that switches OFF last. For this reason it is not recommended to use the device with channels in parallel.

7.3.3 Cross Current robustness with H-Bridge configuration

When BTS7120-2EPA is used as high-side switch e.g. in a bridge configuration (therefore paired with a low-side switch as shown in **Figure 21**), the maximum slew rate applied to the output by the low-side switch must be lower than $|dV_{OUT} / dt|$.



Figure 21 High-Side switch used in Bridge configuration

Power Stages

7.4 Electrical Characteristics Power Stages

$V_S = 6\text{ V to }18\text{ V}$, $T_J = -40\text{ °C to }+150\text{ °C}$

Typical values: $V_S = 13.5\text{ V}$, $T_J = 25\text{ °C}$

Typical resistive loads connected to the outputs for testing (unless otherwise specified):

$R_L = 5.6\ \Omega$

Table 11 Electrical Characteristics: Power Stages - General

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|-----------------------|--------|------|------|------|--|-----------|
| | | Min. | Typ. | Max. | | | |
| Voltages | | | | | | | |
| Drain to Source Clamping Voltage at $T_J = -40\text{ °C}$ | $V_{DS(CLAMP)_{-40}}$ | 33 | 36.5 | 42 | V | $I_L = 5\text{ mA}$ $T_J = -40\text{ °C}$ See Figure 17 | P_7.4.0.1 |
| Drain to Source Clamping Voltage at $T_J \geq 25\text{ °C}$ | $V_{DS(CLAMP)_{25}}$ | 35 | 38 | 44 | V | ¹⁾ $I_L = 5\text{ mA}$ $T_J \geq 25\text{ °C}$ See Figure 17 | P_7.4.0.2 |

1) Tested at $T_J = 150\text{ °C}$.

7.4.1 Electrical Characteristics Power Stages - PROFET™

Table 12 Electrical Characteristics: Power Stages - PROFET™

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|--|------------------|--------|------|------|---------------|--|-----------|
| | | Min. | Typ. | Max. | | | |
| Timings | | | | | | | |
| Switch-ON Delay | $t_{ON(Delay)}$ | 10 | 35 | 60 | μs | $V_S = 13.5\text{ V}$ $V_{OUT} = 10\% V_S$ See Figure 16 | P_7.4.1.1 |
| Switch-OFF Delay | $t_{OFF(Delay)}$ | 10 | 25 | 50 | μs | $V_S = 13.5\text{ V}$ $V_{OUT} = 90\% V_S$ See Figure 16 | P_7.4.1.2 |
| Switch-ON Time | t_{ON} | 30 | 60 | 110 | μs | $V_S = 13.5\text{ V}$ $V_{OUT} = 90\% V_S$ See Figure 16 | P_7.4.1.3 |
| Switch-OFF Time | t_{OFF} | 15 | 50 | 100 | μs | $V_S = 13.5\text{ V}$ $V_{OUT} = 10\% V_S$ See Figure 16 | P_7.4.1.4 |
| Switch-ON/OFF Matching $t_{ON} - t_{OFF}$ | Δt_{SW} | -20 | 20 | 60 | μs | $V_S = 13.5\text{ V}$ | P_7.4.1.5 |

Voltage Slope

Power Stages

Table 12 Electrical Characteristics: Power Stages - PROFET™ (continued)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|--|----------------------|--------|------|------|------------|--|-----------|
| | | Min. | Typ. | Max. | | | |
| Switch-ON Slew Rate | $(dV/dt)_{ON}$ | 0.3 | 0.6 | 0.9 | V/ μ s | $V_S = 13.5$ V $V_{OUT} = 30\%$ to 70% of V_S See Figure 16 | P_7.4.1.6 |
| Switch-OFF Slew Rate | $-(dV/dt)_{OFF}$ | 0.3 | 0.6 | 0.9 | V/ μ s | $V_S = 13.5$ V $V_{OUT} = 70\%$ to 30% of V_S See Figure 16 | P_7.4.1.7 |
| Slew Rate Matching $(dV/dt)_{ON} - (dV/dt)_{OFF}$ | $\Delta(dV/dt)_{SW}$ | -0.15 | 0 | 0.15 | V/ μ s | $V_S = 13.5$ V | P_7.4.1.8 |

Voltages

| | | | | | | | |
|---|---------------|---|---|----|----|--|-----------|
| Output Voltage Drop Limitation at Small Load Currents | $V_{DS(SLC)}$ | 2 | 7 | 18 | mV | ¹⁾ DEN = "high" channel selected with DSEL pin $I_L = I_{L(OL)} = 20$ mA See Figure 18 | P_7.4.1.9 |
|---|---------------|---|---|----|----|--|-----------|

¹⁾ Not subject to production test - specified by design.

7.5 Electrical Characteristics - Power Output Stages

$V_S = 6$ V to 18 V, $T_J = -40$ °C to +150 °C

Typical values: $V_S = 13.5$ V, $T_J = 25$ °C

Typical resistive loads connected to the outputs for testing (unless otherwise specified):

$R_L = 5.6$ Ω

7.5.1 Power Output Stage - 120 m Ω

Table 13 Electrical Characteristics: Power Stages - 120 m Ω

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---------------------------------------|--------------------|--------|------|------|------------|--|-----------|
| | | Min. | Typ. | Max. | | | |
| Output characteristics | | | | | | | |
| ON-State Resistance at $T_J = 25$ °C | $R_{DS(ON)_25}$ | – | 61 | – | m Ω | ¹⁾ $T_J = 25$ °C | P_7.5.8.1 |
| ON-State Resistance at $T_J = 150$ °C | $R_{DS(ON)_150}$ | – | – | 110 | m Ω | $T_J = 150$ °C $I_L = 1$ A | P_7.5.8.2 |
| ON-State Resistance in Cranking | $R_{DS(ON)_CRANK}$ | – | – | 138 | m Ω | $T_J = 150$ °C $V_S = 3.1$ V $I_L = 0.4$ A | P_7.5.8.3 |

Power Stages

Table 13 Electrical Characteristics: Power Stages - 120 mΩ (continued)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|-------------------|--------|------|------|------|--|------------|
| | | Min. | Typ. | Max. | | | |
| ON-State Resistance in Inverse Current at $T_J = 25\text{ °C}$ | $R_{DS(INV)_25}$ | – | 67.5 | – | mΩ | 1) $T_J = 25\text{ °C}$ $V_S = 13.5\text{ V}$ $I_L = -1\text{ A}$ DEN = “low” See Figure 19 | P_7.5.8.4 |
| ON-State Resistance in Inverse Current at $T_J = 150\text{ °C}$ | $R_{DS(INV)_150}$ | – | – | 138 | mΩ | $T_J = 150\text{ °C}$ $V_S = 13.5\text{ V}$ $I_L = -1\text{ A}$ DEN = “low” See Figure 19 | P_7.5.8.5 |
| Nominal Load Current per Channel (all Channels Active) | $I_{L(NOM)}$ | – | 2 | – | A | 1) $T_A = 85\text{ °C}$ $T_J \leq 150\text{ °C}$ | P_7.5.8.8 |
| Output Leakage Current at $T_J \leq 85\text{ °C}$ | $I_{L(OFF)_85}$ | – | 0.01 | 0.5 | μA | 1) $V_{OUT} = 0\text{ V}$ $V_{IN} = \text{“low”}$ $T_A \leq 85\text{ °C}$ | P_7.5.8.9 |
| Output Leakage Current at $T_J = 150\text{ °C}$ | $I_{L(OFF)_150}$ | – | 1.2 | 4 | μA | $V_{OUT} = 0\text{ V}$ $V_{IN} = \text{“low”}$ $T_A = 150\text{ °C}$ | P_7.5.8.10 |
| Inverse Current Capability | $I_{L(INV)}$ | – | 2 | – | A | 1) $V_S < V_{OUT}$ IN = “high” See Figure 19 | P_7.5.8.11 |

Voltage Slope

| | | | | | | | |
|--|-------------------|---|---|----|------|--|------------|
| Passive Slew Rate (e.g. for Half Bridge Configuration) | $ dV_{OUT} / dt $ | – | – | 10 | V/μs | 1) $V_S = 13.5\text{ V}$ See Figure 21 | P_7.5.8.12 |
|--|-------------------|---|---|----|------|--|------------|

Voltages

| | | | | | | | |
|----------------------------|-------------------|---|-----|-----|----|---|------------|
| Drain Source Diode Voltage | $ V_{DS(DIODE)} $ | – | 650 | 700 | mV | $I_L = -190\text{ mA}$ $T_J = 150\text{ °C}$ | P_7.5.8.13 |
|----------------------------|-------------------|---|-----|-----|----|---|------------|

Switching Energy

| | | | | | | | |
|-------------------|-----------|---|------|---|----|--|------------|
| Switch-ON Energy | E_{ON} | – | 0.22 | – | mJ | 1) $V_S = 18\text{ V}$ See Figure 16 | P_7.5.8.14 |
| Switch-OFF Energy | E_{OFF} | – | 0.26 | – | mJ | 1) $V_S = 18\text{ V}$ See Figure 16 | P_7.5.8.15 |

1) Not subject to production test - specified by design.

Protection

8 Protection

The BTS7120-2EPA is protected against Overtemperature, Overload, Reverse Battery and Overvoltage. Overtemperature and Overload protections are working when the device is not in Sleep mode. Overvoltage protection works in all operation modes. Reverse Battery protection works when the GND and VS pins are reverse supplied.

8.1 Overtemperature Protection

The device incorporates both an absolute ($T_{J(ABS)}$) and a dynamic ($T_{J(DYN)}$) temperature protection circuitry for each channel. An increase of junction temperature T_J above either one of the two thresholds ($T_{J(ABS)}$ or $T_{J(DYN)}$) switches OFF the overheated channel to prevent destruction. The channel remains switched OFF until junction temperature has reached the “Restart” condition described in [Table 14](#). The behavior is shown in [Figure 22](#) (absolute Overtemperature Protection) and [Figure 23](#) (dynamic Overtemperature Protection). $T_{J(REF)}$ is the reference temperature used for dynamic temperature protection.




Figure 22 Overtemperature Protection (Absolute)

Protection




Figure 23 Overtemperature Protection (Dynamic)

When the Overtemperature protection circuitry allows the channel to be switched ON again, the retry strategy described in [Chapter 8.3](#) is followed.

8.2 Overload Protection

The BTS7120-2EPA is protected in case of Overload or short circuit to ground. Two Overload thresholds are defined (see [Figure 24](#)) and selected automatically depending on the voltage V_{DS} across the power DMOS:

- $I_{L(OVL0)}$ when $V_{DS} < 13\text{ V}$
- $I_{L(OVL1)}$ when $V_{DS} > 22\text{ V}$

Protection




Figure 24 Overload Current Thresholds variation with V_{DS}

In order to allow a higher load inrush at low ambient temperature, Overload threshold is maximum at low temperature and decreases when T_J increases (see [Figure 25](#)). $I_{L(OVL0)}$ typical value remains constant up to a junction temperature of +75 °C.

Protection




Figure 25 Overload Current Thresholds variation with T_J

Power supply voltage V_S can increase above 18 V for short time, for instance in Load Dump or in Jump Start condition. Whenever $V_S \geq V_{S(JS)}$, the overload detection current is set to $I_{L(OVL_JS)}$ as shown in Figure 26.




Figure 26 Overload Detection Current variation with V_S voltage

When $I_L \geq I_{L(OVL)}$ (either $I_{L(OVL0)}$ or $I_{L(OVL1)}$), the channel is switched OFF. The channel is allowed to restart according to the retry strategy described in Chapter 8.3.

Protection

8.3 Protection and Diagnosis in case of Fault

Any event that triggers a protection mechanism (either Overtemperature or Overload) has 2 consequences:

- The affected channel switches OFF and the internal counter is incremented
- If the diagnosis is active for the affected channel, a current $I_{IS(FAULT)}$ is provided by IS pin (see [Chapter 9.2.2](#) for further details)

The channel can be switched ON again if all the protection mechanisms fulfill the “restart” conditions described in [Table 14](#). Furthermore, the device has an internal retry counter (one for each channel) to maximize the robustness in case of fault.

Table 14 Protection “Restart” Condition

| Fault condition | Switch OFF event | “Restart” Condition |
|-----------------|---|--|
| Overtemperature | $T_J \geq T_{J(ABS)}$ or $(T_J - T_{J(REF)}) \geq T_{J(DYN)}$ | $T_J < T_{J(ABS)}$ and $(T_J - T_{J(REF)}) < T_{J(DYN)}$ (including hysteresis) |
| Overload | $I_L \geq I_{L(OVL)}$ | $I_L < 50$ mA T_J within $T_{J(ABS)}$ and $T_{J(DYN)}$ ranges (including hysteresis) |

8.3.1 Retry Strategy

When IN is set to “high”, the channel is switched ON. In case of fault condition the output stage is switched OFF. The channel can be allowed to restart only if the “restart” conditions for the protection mechanisms are fulfilled (see [Table 14](#)).

The channel is allowed to switch ON for $n_{RETRY(CR)}$ times before switching OFF. After a time t_{RETRY} , if the input pin is set to “high”, the channel switches ON again for $n_{RETRY(NT)}$ times before switching OFF again (“retry” cycle). After $n_{RETRY(CYC)}$ consecutive “retry” cycles, the channel latches OFF. It is necessary to set the input pin to “low” for a time longer than $t_{DELAY(CR)}$ to de-latch the channel (“counter reset delay” time) and to reset the internal counter to the default value.

During the “counter reset delay” time, if the input is set to “high” the channel remains switched OFF and the timer counting $t_{DELAY(CR)}$ is reset, starting to count again as soon as the input pin is set to “low” again. If the input pin remains “low” for a time longer than $t_{DELAY(CR)}$ the internal retry counter is reset to the default value, allowing $n_{RETRY(CR)}$ retries at the next channel activation.

The retry strategy is shown in [Figure 29](#) (flowchart), [Figure 27](#) (timing diagram - input pin always “high”) and [Figure 28](#) (timing diagram - channel controlled in PWM).

Protection




Figure 27 Retry Strategy Timing Diagram




Figure 28 Retry Strategy Timing Diagram - Channel operated in PWM

Protection




Figure 29 Retry Strategy Flowchart

Protection

It is possible to “force” a reset of the internal counter without waiting for $t_{DELAY(CR)}$ by applying a pulse (rising edge followed by a falling edge) to the DEN pin while IN pin is “low”. The pulse applied to DEN pin must have a duration longer than $t_{DEN(CR)}$ to ensure a reset of the internal counter. The DSEL pin must select the channel that has to be de-latched and keep the same logic value while DEN pin toggles twice (rising edge followed by a falling edge).

The timings are shown in **Figure 30**.




Figure 30 Retry Strategy Timing Diagram with Forced Reset

8.4 Additional protections

8.4.1 Reverse Polarity Protection

In Reverse Polarity condition (also known as Reverse Battery), power dissipation is caused by the intrinsic body diode of the DMOS channel. Each ESD diode of the logic contributes to total power dissipation. The reverse current through the output stages must be limited by the connected loads. The current through digital input pins has to be limited as well by an external resistor (please refer to the Absolute Maximum Ratings listed in **Chapter 4.1** and to Application Information in **Chapter 10**).

8.4.2 Overvoltage Protection

In the case of supply voltages between $V_{S(EXT,UP)}$ and $V_{BAT(LD)}$, the output transistors are still operational and follow the input pin. In addition to the output clamp for inductive loads as described in **Chapter 7.2.2**, there is a clamp mechanism available for Overvoltage protection for the logic and the output channels, monitoring the voltage between VS and GND pins ($V_{S(CLAMP)}$).

8.5 Protection against loss of connection

Protection

8.5.1 Loss of Battery and Loss of Load

The loss of connection to battery or to the load has no influence on device robustness when load and wire harness are purely resistive. In case of driving an inductive load, the energy stored in the inductance must be handled. PROFET™+2 12V devices can handle the inductivity of the wire harness up to 10 μH with $I_{L(\text{NOM})}$. In case of applications where currents and/or the aforementioned inductivity are exceeded, an external suppressor diode (like diode D_{Z2} shown in [Chapter 10](#)) is recommended to handle the energy and to provide a well-defined path to the load current.

8.5.2 Loss of Ground

In case of loss of device ground, it is recommended to have a resistor connected between any Digital Input pin and the microcontroller to ensure a channel switch OFF (as described in [Chapter 10](#)).

Note: In case any Digital Input pin is pulled to ground (either by a resistor or active) a parasitic ground path is available, which could keep the device operational during loss of device ground.

Protection

8.6 Electrical Characteristics Protection

$V_S = 6\text{ V to }18\text{ V}$, $T_J = -40\text{ °C to }+150\text{ °C}$

Typical values: $V_S = 13.5\text{ V}$, $T_J = 25\text{ °C}$

Typical resistive loads connected to the outputs for testing (unless otherwise specified):

$R_L = 5.6\ \Omega$

Table 15 Electrical Characteristics: Protection - General

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|----------------------|--------|------|------|------|--|-----------|
| | | Min. | Typ. | Max. | | | |
| Thermal Shutdown Temperature (Absolute) | $T_{J(ABS)}$ | 150 | 175 | 200 | °C | 1)2) See Figure 22 | P_8.6.0.1 |
| Thermal Shutdown Hysteresis (Absolute) | $T_{HYS(ABS)}$ | – | 30 | – | K | 3) See Figure 22 | P_8.6.0.2 |
| Thermal Shutdown Temperature (Dynamic) | $T_{J(DYN)}$ | – | 80 | – | K | 3) See Figure 23 | P_8.6.0.3 |
| Power Supply Clamping Voltage at $T_J = -40\text{ °C}$ | $V_{S(CLAMP)_{-40}}$ | 33 | 36.5 | 42 | V | $I_{VS} = 5\text{ mA}$ $T_J = -40\text{ °C}$ See Figure 17 | P_8.6.0.6 |
| Power Supply Clamping Voltage at $T_J \geq 25\text{ °C}$ | $V_{S(CLAMP)_{25}}$ | 35 | 38 | 44 | V | 2) $I_{VS} = 5\text{ mA}$ $T_J \geq 25\text{ °C}$ See Figure 17 | P_8.6.0.7 |
| Power Supply Voltage Threshold for Overcurrent Threshold Reduction in case of Short Circuit | $V_{S(JS)}$ | 20.5 | 22.5 | 24.5 | V | 3) Setup acc. to AEC-Q100-012 | P_8.6.0.8 |

1) Functional test only.

2) Tested at $T_J = 150\text{ °C}$ only.

3) Not subject to production test - specified by design.

8.6.1 Electrical Characteristics Protection - PROFET™

Table 16 Electrical Characteristics: Protection - PROFET™

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|------------------|--------|------|------|------|---|-----------|
| | | Min. | Typ. | Max. | | | |
| Automatic Retries in Case of Fault after a Counter Reset | $n_{RETRY(CR)}$ | – | 5 | – | | 1) See Figure 27 and Figure 28 | P_8.6.1.1 |
| Automatic Retries in Case of Fault after the First t_{RETRY} Activation | $n_{RETRY(NT)}$ | – | 1 | – | | 1) See Figure 27 and Figure 28 | P_8.6.1.3 |
| Maximum “Retry” Cycles allowed before Channel Latch OFF | $n_{RETRY(CYC)}$ | – | 2 | – | | 1) See Figure 27 and Figure 28 | P_8.6.1.4 |

Protection

Table 16 Electrical Characteristics: Protection - PROFET™ (continued)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|--|------------------------|--------|------|------|------|---|-----------|
| | | Min. | Typ. | Max. | | | |
| Auto Retry Time after Fault Condition | t_{RETRY} | 40 | 70 | 100 | ms | 1) See Figure 27 and Figure 28 | P_8.6.1.5 |
| Counter Reset Delay Time after Fault Condition | $t_{\text{DELAY(CR)}}$ | 40 | 70 | 100 | ms | 1) See Figure 27 and Figure 28 | P_8.6.1.6 |
| Minimum DEN Pulse Duration for Counter Reset | $t_{\text{DEN(CR)}}$ | 50 | 100 | 150 | μs | 2) See Figure 30 | P_8.6.1.7 |

1) Functional test only.

2) Not subject to production test - specified by design.

8.7 Electrical Characteristics Protection - Power Output Stages

$V_S = 6\text{ V to }18\text{ V}$, $T_J = -40\text{ °C to }+150\text{ °C}$

Typical values: $V_S = 13.5\text{ V}$, $T_J = 25\text{ °C}$

Typical resistive loads connected to the outputs for testing (unless otherwise specified):

$R_L = 5.6\ \Omega$

8.7.1 Protection Power Output Stage - 120 mΩ

Table 17 Electrical Characteristics: Protection - 120 mΩ

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|----------------------------|--------|------|------|------|--|-----------|
| | | Min. | Typ. | Max. | | | |
| Overload Detection Current at $T_J = -40\text{ °C}$ | $I_{L(\text{OVL0})_{-40}}$ | 16 | 18.5 | 21 | A | 1) $T_J = -40\text{ °C}$ $dI/dt = 0.1\text{ A}/\mu\text{s}$ see Figure 24 and Figure 25 | P_8.7.8.1 |
| Overload Detection Current at $T_J = 25\text{ °C}$ | $I_{L(\text{OVL0})_{25}}$ | 16 | 18.2 | 21 | A | 2) $T_J = 25\text{ °C}$ $dI/dt = 0.1\text{ A}/\mu\text{s}$ see Figure 24 and Figure 25 | P_8.7.8.7 |
| Overload Detection Current at $T_J = 150\text{ °C}$ | $I_{L(\text{OVL0})_{150}}$ | 12.5 | 15.5 | 18 | A | 2) $T_J = 150\text{ °C}$ $dI/dt = 0.1\text{ A}/\mu\text{s}$ see Figure 24 and Figure 25 | P_8.7.8.8 |

Protection

Table 17 Electrical Characteristics: Protection - 120 mΩ (continued)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|------------------|--------|------|------|------|--|-----------|
| | | Min. | Typ. | Max. | | | |
| Overload Detection Current at High V_{DS} | $I_{L(OVL1)}$ | – | 11 | – | A | ²⁾ $dI/dt = 0.1 \text{ A}/\mu\text{s}$ see Figure 24 | P_8.7.8.5 |
| Overload Detection Current Jump Start Condition | $I_{L(OVL_JS)}$ | – | 11 | – | A | ²⁾ $V_S > V_{S(JS)}$ $dI/dt = 0.1 \text{ A}/\mu\text{s}$ see Figure 26 | P_8.7.8.6 |

1) Functional test only.

2) Not subject to production test - specified by design.

Diagnosis

9 Diagnosis

For diagnosis purpose, the BTS7120-2EPA provides a combination of digital and analog signals at pin IS. These signals are generically named SENSE and written I_{IS} . In case of disabled diagnostic (DEN pin set to “low”), IS pin becomes high impedance.

A sense resistor R_{SENSE} must be connected between IS pin and module ground if the current sense diagnosis is used. R_{SENSE} value has to be higher than 820 Ω (or 400 Ω when a central Reverse Battery protection is present on the battery feed) to limit the power losses in the sense circuitry. A typical value is $R_{SENSE} = 1.2 \text{ k}\Omega$.

Due to the internal connection between IS pin and V_S supply voltage, it is not recommended to connect the IS pin to the sense current output of other devices, if they are supplied by a different battery feed.

See **Figure 31** for details as an overview.




Figure 31 Diagnosis Block Diagram

9.1 Overview

Table 18 gives a quick reference to the state of the IS pin during BTS7120-2EPA operation.

Diagnosis

Table 18 SENSE Signal, Function of Application Condition

| Application Condition | Input level | DEN level | V _{OUT} | Diagnostic Output |
|---|-------------|-----------|--|---|
| Normal operation | "low" | "high" | ~ GND | Z <i>I</i> _{IS(FAULT)} if counter > 0 |
| Short circuit to GND | | | ~ GND | Z <i>I</i> _{IS(FAULT)} if counter > 0 |
| Overtemperature | | | Z | <i>I</i> _{IS(FAULT)} |
| Short circuit to V _S | | | V _S | <i>I</i> _{IS(OLOFF)} (<i>I</i> _{IS(FAULT)} if counter > 0) |
| Open Load | | | < V _S - V _{DS(OLOFF)} > V _S - V _{DS(OLOFF)} ¹⁾ | Z <i>I</i> _{IS(OLOFF)} (in both cases <i>I</i> _{IS(FAULT)} if counter > 0) |
| Inverse current | | | ~ V _{INV} = V _{OUT} > V _S | <i>I</i> _{IS(OLOFF)} (<i>I</i> _{IS(FAULT)} if counter > 0) |
| Normal operation | "high" | | ~ V _S | <i>I</i> _{IS} = <i>I</i> _L / <i>k</i> _{ILIS} |
| Overcurrent | | | < V _S | <i>I</i> _{IS(FAULT)} |
| Short circuit to GND | | | ~ GND | <i>I</i> _{IS(FAULT)} |
| Overtemperature | | | Z | <i>I</i> _{IS(FAULT)} |
| Short circuit to V _S | | | V _S | <i>I</i> _{IS} < <i>I</i> _L / <i>k</i> _{ILIS} |
| Open Load | | | ~ V _S ²⁾ | <i>I</i> _{IS} = <i>I</i> _{IS(EN)} |
| Under load (e.g. Output Voltage Limitation condition) | | | ~ V _S ³⁾ | <i>I</i> _{IS(EN)} < <i>I</i> _{IS} < <i>I</i> _{L(NOM)} / <i>k</i> _{ILIS} |
| Inverse current | | | ~ V _{INV} = V _{OUT} > V _S | <i>I</i> _{IS} = <i>I</i> _{IS(EN)} |
| All conditions | n.a. | "low" | n.a. | Z |

1) With additional pull-up resistor.

2) The output current has to be smaller than *I*_{L(OL)}.

3) The output current has to be higher than *I*_{L(OL)}.

9.1.1 SENSE signal truth table

In case DEN is set to "high", the SENSE for the selected channel is enabled or disabled using DSEL pin. **Table 19** gives the truth table.

Table 19 Diagnostic Truth Table

| DEN | DSEL | IS |
|--------|--------------|----------------|
| "low" | not relevant | Z |
| "high" | "low" | SENSE output 0 |
| "high" | "high" | SENSE output 1 |

9.2 Diagnosis in ON state

A current proportional to the load current (ratio *k*_{ILIS} = *I*_L / *I*_S) is provided at pin IS when the following conditions are fulfilled:

Diagnosis

- The power output stage is switched ON with $V_{DS} < V_{DS(OLOFF)}$
- The diagnosis is enabled for that channel
- No fault (as described in **Chapter 8.3**) is present or was present and not cleared yet (see **Chapter 9.2.2** for further details)

If a “hard” failure mode is present or was present and not cleared yet a current $I_{IS(FAULT)}$ is provided at IS pin.

9.2.1 Current Sense (k_{ILIS})

The accuracy of the sense current depends on temperature and load current. I_{IS} increases linearly with I_L output current until it reaches the saturation current $I_{IS(SAT)}$. In case of Open Load at the output stage (I_L close to 0 A), the maximum sense current $I_{IS(EN)}$ (no load, diagnosis enabled) is specified. This condition is shown in **Figure 33**. The blue line represents the ideal k_{ILIS} line, while the red lines show the behavior of a typical product.

An external RC filter between IS pin and microcontroller ADC input pin is recommended to reduce signal ripple and oscillations (a minimum time constant of 1 μ s for the RC filter is recommended).

The k_{ILIS} factor is specified with limits that take into account effects due to temperature, supply voltage and manufacturing process. Tighter limits are possible (within a defined current window) with calibration:

- A well-defined and precise current ($I_{L(CAL)}$) is applied at the output during End of Line test at customer side
- The corresponding current at IS pin is measured and the k_{ILIS} is calculated ($k_{ILIS} @ I_{L(CAL)}$)
- Within the current range going from $I_{L(CAL)_L}$ to $I_{L(CAL)_H}$ the k_{ILIS} is equal to $k_{ILIS} @ I_{L(CAL)}$ with limits defined by Δk_{ILIS}

The derating of k_{ILIS} after calibration is calculated using the formulas in **Figure 32** and it is specified by Δk_{ILIS}

$$\Delta k_{ILIS,MAX} = 100 \cdot MAX \left(\frac{k_{ILIS}@I_{L(CAL)_L}}{k_{ILIS}@I_{L(CAL)}} - 1, \frac{k_{ILIS}@I_{L(CAL)_H}}{k_{ILIS}@I_{L(CAL)}} - 1 \right)$$

$$\Delta k_{ILIS,MIN} = 100 \cdot MIN \left(\frac{k_{ILIS}@I_{L(CAL)_L}}{k_{ILIS}@I_{L(CAL)}} - 1, \frac{k_{ILIS}@I_{L(CAL)_H}}{k_{ILIS}@I_{L(CAL)}} - 1 \right)$$

Figure 32 Δk_{ILIS} calculation formulas

The calibration is intended to be performed at $T_{A(CAL)} = 25^\circ\text{C}$. The parameter Δk_{ILIS} includes the drift overtemperature as well as the drift over the current range from $I_{L(CAL)_L}$ to $I_{L(CAL)_H}$.




Figure 33 Current Sense Ratio in Open Load at ON condition

Diagnosis

9.2.2 Fault Current ($I_{IS(FAULT)}$)

As soon a protection event occurs, changing the value of the internal retry counter (see [Chapter 8.3](#) for more details) from its reset state, a current $I_{IS(FAULT)}$ is provided by pin IS when DEN is set to “high” and the affected channel is selected. The following 3 situations may occur:

- If the channel is ON and the number of retries is lower than “ $n_{RETRY(CR)} + n_{RETRY(CYC)} * n_{RETRY(NT)}$ ”, the current $I_{IS(FAULT)}$ is provided for a time $t_{IS(FAULT)_D}$ after the channel is allowed to restart, after which $I_{IS} = I_L / k_{ILIS}$ (as shown in [Figure 34](#)). During a retry cycle (while timer t_{RETRY} is running) the current $I_{IS(FAULT)}$ is provided each time the channel diagnosis is checked
- If the channel is ON and the number of retries is equal than “ $n_{RETRY(CR)} + n_{RETRY(CYC)} * n_{RETRY(NT)}$ ”, the current $I_{IS(FAULT)}$ is provided until the internal counter is reset (either by expiring of $t_{DELAY(CR)}$ time or by DEN pin pulse, as described in [Chapter 8.3.1](#))
- If the channel is OFF and the internal counter is not in the reset state, the current $I_{IS(FAULT)}$ is provided each time the channel diagnosis is checked




Figure 34 $I_{IS(FAULT)}$ at Load Switching

[Figure 35](#) adds the behavior of SENSE signal to the timing diagram seen in [Figure 28](#), while [Figure 36](#) shows the relation between $I_{IS} = I_L / k_{ILIS}$, $I_{IS(SAT)}$ and $I_{IS(FAULT)}$.

Diagnosis




Figure 35 SENSE behavior in Fault condition




Figure 36 SENSE behavior - overview

9.3 Diagnosis in OFF state

When a power output stage is in OFF state, the BTS7120-2EPA can measure the output voltage and compare it with a threshold voltage. In this way, using some additional external components (a pull-down resistor and a switchable pull-up current source), it is possible to detect if the load is missing or if there is a short circuit to battery. If a Fault condition was detected by the device (the internal counter has a value different from the reset value, as described in [Chapter 9.2.2](#)) a current $I_{IS(FAULT)}$ is provided by IS pin each time the channel diagnosis is checked also in OFF state.

Diagnosis

9.3.1 Open Load current ($I_{IS(OLOFF)}$)

In OFF state, when DEN pin is set to “high” and a channel is selected using DSEL pin, the V_{DS} voltage is compared with a threshold voltage $V_{DS(OLOFF)}$. If the load is properly connected and there is no short circuit to battery, $V_{DS} \sim V_S$ therefore $V_{DS} > V_{DS(OLOFF)}$. When the diagnosis is active and $V_{DS} \leq V_{DS(OLOFF)}$, a current $I_{IS(OLOFF)}$ is provided by IS pin. **Figure 37** shows the relationship between $I_{IS(OLOFF)}$ and $I_{IS(FAULT)}$ as functions of V_{DS} . The two currents do not overlap making it always possible to differentiate between Open Load in OFF and Fault condition.




Figure 37 I_{IS} in OFF State

It is necessary to wait a time $t_{IS(OLOFF)_D}$ between the falling edge of the input pin and the sensing at pin IS for Open Load in OFF diagnosis to allow the internal comparator to settle. In **Figure 38** the timings for an Open Load detection are shown - the load is always disconnected.




Figure 38 Open Load in OFF Timings - load disconnected

Diagnosis

9.4 SENSE Timings

Figure 39 and Figure 41 show the timing during settling $t_{sIS(ON)}$ and disabling $t_{sIS(OFF)}$ of the SENSE (including the case of load change). As a proper signal cannot be established before the load current is stable (therefore before t_{ON}), $t_{sIS(DIAG)} = t_{sIS(ON)} + t_{ON}$.




Figure 39 SENSE Settling / Disabling Timing




Figure 40 SENSE Timing with Small Load Current

Diagnosis




Figure 41 SENSE Settling Timing - Channel Change

Diagnosis

9.5 Electrical Characteristics Diagnosis

$V_S = 6\text{ V to }18\text{ V}$, $T_J = -40\text{ °C to }+150\text{ °C}$

Typical values: $V_S = 13.5\text{ V}$, $T_J = 25\text{ °C}$

Typical resistive loads connected to the outputs for testing (unless otherwise specified):

$R_L = 5.6\ \Omega$

Table 20 Electrical Characteristics: Diagnosis - General

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|--------------------|--------|------|------|---------------|---|------------|
| | | Min. | Typ. | Max. | | | |
| SENSE Saturation Current | $I_{IS(SAT)}$ | 4.4 | – | 15 | mA | 1) $V_S = 8\text{ V to }18\text{ V}$ $R_{SENSE} = 1.2\text{ k}\Omega$ See Figure 36 | P_9.6.0.13 |
| SENSE Saturation Current | $I_{IS(SAT)}$ | 4.1 | – | 15 | mA | 1) $V_S = 6\text{ V to }18\text{ V}$ $R_{SENSE} = 1.2\text{ k}\Omega$ See Figure 36 | P_9.6.0.14 |
| SENSE Leakage Current when Disabled | $I_{IS(OFF)}$ | – | 0.01 | 0.5 | μA | DEN = “low” $I_L \geq I_{L(NOM)}$ $V_{IS} = 0\text{ V}$ | P_9.6.0.2 |
| SENSE Leakage Current when Enabled at $T_J \leq 85\text{ °C}$ | $I_{IS(EN)_{85}}$ | – | 0.2 | 1 | μA | 1) $T_J \leq 85\text{ °C}$ DEN = “high” $I_L = 0\text{ A}$ See Figure 33 | P_9.6.0.3 |
| SENSE Leakage Current when Enabled at $T_J = 150\text{ °C}$ | $I_{IS(EN)_{150}}$ | – | 0.2 | 1 | μA | $T_J = 150\text{ °C}$ DEN = “high” $I_L = 0\text{ A}$ See Figure 33 | P_9.6.0.4 |
| SENSE Operative Range for k_{ILIS} Operation ($V_S - V_{IS}$) | V_{SIS_k} | – | 0.5 | 1 | V | 1) $V_S = 6\text{ V}$ IN = DEN = “high” $I_L \leq 1.2 * I_{L(NOM)}$ | P_9.6.0.6 |
| SENSE Operative Range for Open Load at OFF Diagnosis ($V_S - V_{IS}$) | $V_{SIS_{OL}}$ | – | 0.5 | 1 | V | 1) $V_S = 6\text{ V}$ IN = “low” DEN = “high” | P_9.6.0.7 |
| SENSE Operative Range for Fault Diagnosis ($V_S - V_{IS}$) | V_{SIS_F} | – | 0.5 | 1 | V | 1) $V_S = 6\text{ V}$ IN = “low” DEN = “high” counter > 0 | P_9.6.0.8 |

Diagnosis

Table 20 Electrical Characteristics: Diagnosis - General (continued)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|--|----------------------|--------|------|------|------|---|------------|
| | | Min. | Typ. | Max. | | | |
| Power Supply to IS Pin Clamping Voltage at $T_J = -40\text{ °C}$ | $V_{SIS(CLAMP)_40}$ | 33 | 36.5 | 42 | V | $I_{IS} = 1\text{ mA}$ $T_J = -40\text{ °C}$ See Figure 17 | P_9.6.0.9 |
| Power Supply to IS Pin Clamping Voltage at $T_J \geq 25\text{ °C}$ | $V_{SIS(CLAMP)_25}$ | 35 | 38 | 44 | V | ²⁾ $I_{IS} = 1\text{ mA}$ $T_J \geq 25\text{ °C}$ See Figure 17 | P_9.6.0.10 |

1) Not subject to production test - specified by design.

2) Tested at $T_J = 150\text{ °C}$.

9.5.1 Electrical Characteristics Diagnosis - PROFET™

Table 21 Electrical Characteristics: Diagnosis - PROFET™

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|--|--------------------|--------|------|------|---------------|---|------------|
| | | Min. | Typ. | Max. | | | |
| SENSE Fault Current | $I_{IS(FAULT)}$ | 4.4 | 5.5 | 10 | mA | See Figure 36 and Figure 37 | P_9.6.1.1 |
| SENSE Open Load in OFF Current | $I_{IS(OLOFF)}$ | 1.9 | 2.5 | 3.5 | mA | See Figure 36 and Figure 37 | P_9.6.1.2 |
| SENSE Delay Time at Channel Switch ON after Last Fault Condition | $t_{IS(FAULT)_D}$ | – | 500 | – | μs | ¹⁾ See Figure 34 | P_9.6.1.3 |
| SENSE Open Load in OFF Delay Time | $t_{IS(OLOFF)_D}$ | 30 | 70 | 120 | μs | $V_{DS} < V_{OL(OFF)}$ from IN falling edge to $I_{IS} = I_{S(OLOFF),MIN} * 0.9$ DEN = "high" counter = 0 See Figure 38 | P_9.6.1.4 |
| Open Load V_{DS} Detection Threshold in OFF State | $V_{DS(OLOFF)}$ | 1.3 | 1.8 | 2.3 | V | See Figure 37 | P_9.6.1.5 |
| SENSE Settling Time with Nominal Load Current Stable | $t_{SIS(ON)}$ | – | 5 | 20 | μs | $I_L = I_{L(CAL)}$ from DEN rising edge to $I_{IS} = I_L / (k_{ILIS,MAX} @ I_L) * 0.9$ See Figure 39 | P_9.6.1.6 |
| SENSE Settling Time with Small Load Current Stable | $t_{SIS(ON)_SLC}$ | – | – | 60 | μs | ¹⁾ $I_L = I_{L(CAL)_OL}$ from DEN rising edge to $I_{IS} = I_L / (k_{ILIS,MAX} @ I_L) * 0.9$ | P_9.6.1.13 |

Diagnosis

Table 21 Electrical Characteristics: Diagnosis - PROFET™ (continued)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|--|--------------------------|--------|------|------|---------------|--|------------|
| | | Min. | Typ. | Max. | | | |
| SENSE Disable Time | $t_{\text{SIS(OFF)}}$ | – | 5 | 20 | μs | ¹⁾ From DEN falling edge to $I_{\text{IS}} = I_{\text{IS(OFF)}}$ See Figure 39 | P_9.6.1.8 |
| SENSE Settling Time after Load Change | $t_{\text{SIS(LC)}}$ | – | 5 | 20 | μs | ¹⁾ from $I_{\text{L}} = I_{\text{L(CAL)_L}}$ to $I_{\text{L}} = I_{\text{L(CAL)}}$ (see $\Delta k_{\text{ILIS(NOM)}}$) See Figure 39 | P_9.6.1.9 |
| SENSE Settling Time after Load Change with Small Load Current | $t_{\text{SIS(LC)_SLC}}$ | – | 250 | 400 | μs | ¹⁾ DEN = “high” from Load Change to $I_{\text{IS}} = I_{\text{L}} / (k_{\text{ILIS}} @ I_{\text{L}})$ from $I_{\text{L(CAL)}}$ to $I_{\text{L(CAL)_OL}}$ | P_9.6.1.14 |
| SENSE Settling Time after Channel Change | $t_{\text{SIS(CC)}}$ | – | 5 | 20 | μs | ¹⁾ Start channel: $I_{\text{L}} = I_{\text{L(CAL)}}$ End channel: $I_{\text{L}} = I_{\text{L(CAL)_L}}$ (see $\Delta k_{\text{ILIS(NOM)}}$) See Figure 41 | P_9.6.1.10 |
| SENSE Settling Time after Channel Change with Small Load Current | $t_{\text{SIS(CC)_SLC}}$ | – | – | 60 | μs | ¹⁾ DEN = “high” from DSEL toggling to $I_{\text{IS}} = I_{\text{L}} / (k_{\text{ILIS,MIN}} @ I_{\text{L}}) * 1.1$ Start channel: $I_{\text{L}} = I_{\text{L(CAL)}}$ End Channel: $I_{\text{L}} = I_{\text{L(CAL)_OL}}$ (see $\Delta k_{\text{ILIS(NOM)}}$ and $\Delta k_{\text{ILIS(OL)}}$) | P_9.6.1.15 |

1) Not subject to production test - specified by design.

9.6 Electrical Characteristics Diagnosis - Power Output Stages

$V_{\text{S}} = 6 \text{ V to } 18 \text{ V}$, $T_{\text{J}} = -40 \text{ }^\circ\text{C to } +150 \text{ }^\circ\text{C}$

Typical values: $V_{\text{S}} = 13.5 \text{ V}$, $T_{\text{J}} = 25 \text{ }^\circ\text{C}$

Typical resistive loads connected to the outputs for testing (unless otherwise specified):

$R_{\text{L}} = 5.6 \text{ } \Omega$

Diagnosis

9.6.1 Diagnosis Power Output Stage - 120 mΩ

Table 22 Electrical Characteristics: Diagnosis - 120 mΩ

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|------------------------|--------|------|--------|------|---|------------|
| | | Min. | Typ. | Max. | | | |
| Open Load Output Current at $I_{IS} = 4 \mu\text{A}$ | $I_{L(OL)_4\mu}$ | 1 | 3.5 | 6 | mA | $I_{IS} = I_{IS(OL)} = 4 \mu\text{A}$ See Figure 33 | P_9.7.8.1 |
| Current Sense Ratio at $I_L = I_{L01}$ | k_{ILIS01} | -27.0% | 1075 | +27.0% | | $I_{L01} = 10 \text{ mA}$ | P_9.7.8.5 |
| Current Sense Ratio at $I_L = I_{L02}$ | k_{ILIS02} | -25.5% | 1075 | +25.5% | | $I_{L02} = 20 \text{ mA}$ | P_9.7.8.6 |
| Current Sense Ratio at $I_L = I_{L04}$ | k_{ILIS04} | -24.0% | 1075 | +24.0% | | $I_{L04} = 50 \text{ mA}$ | P_9.7.8.8 |
| Current Sense Ratio at $I_L = I_{L08}$ | k_{ILIS08} | -12.5% | 1075 | +12.5% | | $I_{L08} = 250 \text{ mA}$ | P_9.7.8.12 |
| Current Sense Ratio at $I_L = I_{L09}$ | k_{ILIS09} | -8.8% | 1075 | +8.8% | | $I_{L09} = 450 \text{ mA}$ | P_9.7.8.13 |
| Current Sense Ratio at $I_L = I_{L11}$ | k_{ILIS11} | -6.0% | 1075 | +6.0% | | $I_{L11} = 1 \text{ A}$ | P_9.7.8.15 |
| Current Sense Ratio at $I_L = I_{L13}$ | k_{ILIS13} | -5.0% | 1075 | +5.0% | | $I_{L13} = 2 \text{ A}$ | P_9.7.8.17 |
| SENSE Current Derating with Low Current Calibration | $\Delta k_{ILIS(OL)}$ | -30 | 0 | +30 | % | 1) $I_{L(CAL)_OL} = I_{L02}$ $I_{L(CAL)_OL_H} = I_{L04}$ $I_{L(CAL)_OL_L} = I_{L01}$ $T_{A(CAL)} = 25 \text{ °C}$ See Figure 32 | P_9.7.8.27 |
| SENSE Current Derating with Nominal Current Calibration | $\Delta k_{ILIS(NOM)}$ | -5 | 0 | +5 | % | 1) $I_{L(CAL)} = I_{L11}$ $I_{L(CAL)_H} = I_{L13}$ $I_{L(CAL)_L} = I_{L09}$ $T_{A(CAL)} = 25 \text{ °C}$ See Figure 32 | P_9.7.8.29 |

1) Not subject to production test - specified by design.

Application Information

10 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

10.1 Application Setup




Figure 42 BTS7120-2EPA Application Diagram

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

Table 23 Loads considered for Reverse Polarity setup (see P_4.1.0.5)

| Output | $R_{DS(ON),max} @ T_J = 150 \text{ °C}$ | Load connected |
|--------|---|----------------|
| 120 mΩ | 110 mΩ | R10W |

Application Information

10.2 External Components

Table 24 Suggested Component values

| Reference | Value | Purpose |
|----------------|----------------|---|
| R_{IN} | 4.7 k Ω | Protection of the microcontroller during Overvoltage and Reverse Polarity Necessary to switch OFF BTS7120-2EPA output during Loss of Ground |
| R_{DEN} | 4.7 k Ω | Protection of the microcontroller during Overvoltage and Reverse Polarity Necessary to switch OFF BTS7120-2EPA output during Loss of Ground |
| R_{DSEL} | 4.7 k Ω | Protection of the microcontroller during Overvoltage and Reverse Polarity Necessary to switch OFF BTS7120-2EPA output during Loss of Ground |
| R_{PD} | 47 k Ω | Output polarization (pull-down) Ensures polarization of BTS7120-2EPA outputs to distinguish between Open Load and Short to V_S in OFF Diagnosis |
| R_{OL} | 1.5 k Ω | Output polarization (pull-up) Ensures polarization of BTS7120-2EPA output during Open Load in OFF diagnosis |
| C_{OUT} | 10 nF | Protection of BTS7120-2EPA output during ESD events and BCI |
| T_1 | BC 807 | Switch the battery voltage for Open Load in OFF diagnosis |
| C_{VS} | 100 nF | Filtering of voltage spikes on the battery line |
| C_{VSGND} | 47 nF | Buffer capacitor for fast transient See Table 5 (P_4.3.0.7) for the boundary conditions A placeholder on PCB layout is recommended |
| D_{Z2} | 33 V TVS Diode | Transient Voltage Suppressor diode Protection during Overvoltage and in case of Loss of Battery while driving an inductive load |
| C_{VS2} | – | Filtering / buffer capacitor located at V_{BAT} connector |
| R_{SENSE} | 1.2 k Ω | SENSE resistor |
| R_{IS_PROT} | 4.7 k Ω | Protection during Overvoltage, Reverse Polarity, Loss of Ground Value to be tuned according to microcontroller specifications |
| D_{Z1} | 7 V Z-Diode | Protection of microcontroller during Overvoltage |
| R_{ADC} | 4.7 k Ω | Protection of microcontroller ADC input during Overvoltage, Reverse Polarity, Loss of Ground Value to be tuned according to microcontroller specifications |
| C_{SENSE} | 220 pF | Sense signal filtering A time constant ($R_{ADC} * C_{SENSE}$) longer than 1 μ s is recommended |
| R_{GND} | 47 Ω | Protection in case of Overvoltage and Loss of Battery while driving inductive loads |

10.3 Further Application Information

- Please contact us for information regarding the Pin FMEA

Application Information

- For further information you may contact <http://www.infineon.com/>

Package Outlines

11 Package Outlines




Figure 43 PG-TSDSO-14 (Thin (Slim) Dual Small Outline 14 pins) Package Outline




Figure 44 PG-TSDSO-14 (Thin (Slim) Dual Small Outline 14 pins) Package pads and stencil

Package Outlines

Green product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages

<https://www.infineon.com/packages>

Revision History

12 Revision History

Table 25 BTS7120-2EPA - List of changes

| Revision | Changes |
|--------------------------------|---|
| <p>1.03, 2019-10-15</p> | <p>P_8.7.8.1, P_8.7.8.7, P_8.7.8.8 updated (added in Note or Test Condition: link to Figure 25) P_7.5.8.4, P_7.5.8.5 updated (added in Note or Test Condition: DEN = “low”; link to Figure 19) P_7.5.8.12 updated (added in Note or Test Condition: See Figure 21; deleted unnecessary space in Symbol: dVOUT / dt → dVOUT / dt) P_8.7.8.6 updated (added in Note or Test Condition: see Figure 26) P_9.7.8.1 updated (added in Note or Test Condition: see Figure 33) P_9.7.8.5 updated (Min./Max.: -45%/+45% → -27.0%/+27.0%) P_9.7.8.6 updated (Min./Max.: -36%/+36% → -25.5%/+25.5%) P_9.7.8.8 updated (Min./Max.: -30%/+30% → -24.0%/+24.0%) P_9.7.8.12 updated (Min./Max.: -14%/+14% → -12.5%/+12.5%) P_9.7.8.13 updated (Min./Max.: -11%/+11% → -8.8%/+8.8%) P_9.7.8.15 updated (Min./Max.: -6%/+6% → -6.0%/+6.0%) P_9.7.8.17 updated (Min./Max.: -5%/+5% → -5.0%/+5.0%) P_7.5.8.11 updated (added in Note or Test Condition: See Figure 19) Figure 1, Figure 42 updated Chapter 1 updated (or LED equivalent → or equivalent electronic loads (e.g. LED modules)) P_4.3.0.7 added Table 24 updated Chapter 5.1 updated (added: see Chapter 10 for the complete application setup overview)</p> |
| <p>1.02, 2019-06-26</p> | <p>Chapter 9.2 updated (2 V → $V_{DS(OFF)}$) Chapter 1 updated ((inserted headline "Product Validation"), (Qualified in accordance with AEC Q100 grade 1 → Qualified for automotive applications. Product validation according to AEC-Q100 Grade 1.)) General: updated Product Name (PROFET™+2 → PROFET™+2 12V) Page 1: updated figure product Table 24 updated punctuation Chapter 9.3.1 updated (typo) Page 1: updated (Package PG-TSDSO-14-22 → Package PG-TSDSO-14) Figure 29 updated Figure 43 updated (PG-TSDSO-14-22 (Thin (Slim) Dual Small Outline 14 pins) Package Outline → PG-TSDSO-14 (Thin (Slim) Dual Small Outline 14 pins) Package Outline) Figure 44 updated (PG-TSDSO-14-22 (Thin (Slim) Dual Small Outline 14 pins) Package pads and stencil → PG-TSDSO-14 (Thin (Slim) Dual Small Outline 14 pins) Package pads and stencil) Table 1 updated ((Symbol: $I_{VS(SLEEP)}$ → $I_{VS(SLEEP)_{85}}$), (Parameter: Minimum Overvoltage protection ($T_J = 25\text{ °C}$) → Minimum Overvoltage protection ($T_J \geq 25\text{ °C}$)) P_9.6.0.6 updated (Note or Test Condition: removed unnecessary line-break)</p> |

Revision History

Table 25 **BTS7120-2EPA - List of changes**

| Revision | Changes |
|--------------------------|--|
| 1.01 , 2018-05-23 | P_9.7.8.13 updated (min/max: -11/11 → -11%/11%) Chapter 7.4.1 updated chapter title (PROFET → PROFET™) Table 12 updated table title (PROFET → PROFET™) Chapter 8.6.1 updated chapter title (PROFET → PROFET™) Table 16 updated table title (PROFET → PROFET™) Chapter 9.5.1 updated chapter title (PROFET → PROFET™) Table 21 updated table title (PROFET → PROFET™) P_4.1.0.21, P_4.1.0.22, P_4.1.0.23, P_4.1.0.24 updated (footnote ESD standards) Table 1 updated ($R_{DS(ON)} \rightarrow R_{DS(ON)_{150}}$), ($V_{DS(CLAMP)} \rightarrow V_{DS(CLAMP)_{25}}$) Chapter 8.5.2 updated phrasing |
| 1.00 , 2018-05-11 | Data Sheet available |

Table of Contents

Table of Contents

| | | |
|----------|--|-----------|
| 1 | Overview | 1 |
| 2 | Block Diagram and Terms | 3 |
| 2.1 | Block Diagram | 3 |
| 2.2 | Terms | 4 |
| 3 | Pin Configuration | 5 |
| 3.1 | Pin Assignment | 5 |
| 3.2 | Pin Definitions and Functions | 6 |
| 4 | General Product Characteristics | 7 |
| 4.1 | Absolute Maximum Ratings - General | 7 |
| 4.2 | Absolute Maximum Ratings - Power Stages | 8 |
| 4.2.1 | Power Stage - 120 mΩ | 8 |
| 4.3 | Functional Range | 9 |
| 4.4 | Thermal Resistance | 10 |
| 4.4.1 | PCB Setup | 10 |
| 4.4.2 | Thermal Impedance | 11 |
| 5 | Logic Pins | 13 |
| 5.1 | Input Pins (INn) | 13 |
| 5.2 | Diagnosis Pin | 14 |
| 5.3 | Electrical Characteristics Logic Pins | 14 |
| 6 | Power Supply | 15 |
| 6.1 | Operation Modes | 15 |
| 6.1.1 | Unsupplied | 16 |
| 6.1.2 | Power-up | 16 |
| 6.1.3 | Sleep mode | 16 |
| 6.1.4 | Stand-by mode | 16 |
| 6.1.5 | Active mode | 16 |
| 6.2 | Undervoltage on V_S | 16 |
| 6.3 | Electrical Characteristics Power Supply | 18 |
| 6.4 | Electrical Characteristics Power Supply - Product Specific | 18 |
| 6.4.1 | BTS7120-2EPA | 19 |
| 7 | Power Stages | 20 |
| 7.1 | Output ON-State Resistance | 20 |
| 7.2 | Switching loads | 20 |
| 7.2.1 | Switching Resistive Loads | 20 |
| 7.2.2 | Switching Inductive Loads | 21 |
| 7.2.3 | Output Voltage Limitation | 22 |
| 7.3 | Advanced Switching Characteristics | 22 |
| 7.3.1 | Inverse Current behavior | 22 |
| 7.3.2 | Switching Channels in Parallel | 24 |
| 7.3.3 | Cross Current robustness with H-Bridge configuration | 24 |
| 7.4 | Electrical Characteristics Power Stages | 25 |
| 7.4.1 | Electrical Characteristics Power Stages - PROFET™ | 25 |
| 7.5 | Electrical Characteristics - Power Output Stages | 26 |
| 7.5.1 | Power Output Stage - 120 mΩ | 26 |

Table of Contents

| | | |
|-----------|---|-----------|
| 8 | Protection | 28 |
| 8.1 | Overtemperature Protection | 28 |
| 8.2 | Overload Protection | 29 |
| 8.3 | Protection and Diagnosis in case of Fault | 32 |
| 8.3.1 | Retry Strategy | 32 |
| 8.4 | Additional protections | 35 |
| 8.4.1 | Reverse Polarity Protection | 35 |
| 8.4.2 | Overvoltage Protection | 35 |
| 8.5 | Protection against loss of connection | 35 |
| 8.5.1 | Loss of Battery and Loss of Load | 36 |
| 8.5.2 | Loss of Ground | 36 |
| 8.6 | Electrical Characteristics Protection | 37 |
| 8.6.1 | Electrical Characteristics Protection - PROFET™ | 37 |
| 8.7 | Electrical Characteristics Protection - Power Output Stages | 38 |
| 8.7.1 | Protection Power Output Stage - 120 mΩ | 38 |
| 9 | Diagnosis | 40 |
| 9.1 | Overview | 40 |
| 9.1.1 | SENSE signal truth table | 41 |
| 9.2 | Diagnosis in ON state | 41 |
| 9.2.1 | Current Sense (k_{ILIS}) | 42 |
| 9.2.2 | Fault Current ($I_{IS(FAULT)}$) | 43 |
| 9.3 | Diagnosis in OFF state | 44 |
| 9.3.1 | Open Load current ($I_{IS(OLOFF)}$) | 45 |
| 9.4 | SENSE Timings | 46 |
| 9.5 | Electrical Characteristics Diagnosis | 48 |
| 9.5.1 | Electrical Characteristics Diagnosis - PROFET™ | 49 |
| 9.6 | Electrical Characteristics Diagnosis - Power Output Stages | 50 |
| 9.6.1 | Diagnosis Power Output Stage - 120 mΩ | 51 |
| 10 | Application Information | 52 |
| 10.1 | Application Setup | 52 |
| 10.2 | External Components | 53 |
| 10.3 | Further Application Information | 53 |
| 11 | Package Outlines | 55 |
| 12 | Revision History | 57 |
| | Table of Contents | 59 |

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-10-15

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2019 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

Z8F65710360

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.