





# BQ2947 Overvoltage Protection for 2-Series to 4-Series Cell Li-Ion Batteries with External Delay Capacitor

# 1 Features

- 2-, 3-, and 4-series cell overvoltage protection
- External capacitor-programmed delay timer
- Factory programmed OVP threshold (threshold range 3.85 V to 4.6 V)
- Output options: active high or open drain active low
- High-accuracy overvoltage protection: ±10 mV
- Low power consumption I<sub>CC</sub> ≈ 1 μA (V<sub>CELL(ALL)</sub> < V<sub>PROTECT</sub>)
- Low leakage current per cell input < 100 nA</li>
- Small package footprint
  - 8-pin WSON (2.00 mm x 2.00 mm)

# 2 Applications

- Notebooks
- UPS battery backup

# **3 Description**

The BQ2947 family is an overvoltage monitor and protector for Li-Ion battery pack systems. Each cell is monitored independently for an overvoltage condition.


In the BQ2947 device, an external delay timer is initiated upon detection of an overvoltage condition on any cell. Upon expiration of the delay timer, the output is triggered into its active state (either high or low, depending on the configuration). The external delay timer feature also includes the ability to detect an open or shorted delay capacitor on the CD pin, which will similarly trigger the output driver in an overvoltage condition.

For quicker production-line testing, the BQ2947 device provides a Customer Test Mode with 67 reduced delay time.

#### **Device Information**

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)
BQ294700	WSON (8)	2.00 mm × 2.00 mm

 For all available packages, see the orderable addendum at the end of the data sheet.



## **Simplified Schematic**



# **Table of Contents**

1 Features1	
2 Applications1	
3 Description1	
4 Revision History2	
5 Device Comparison Table	
6 Pin Configuration and Functions4	
7 Specifications5	
7.1 Absolute Maximum Ratings5	
7.2 ESD Ratings5	
7.3 Recommended Operating Conditions5	
7.4 Thermal Information5	
7.5 Electrical Characteristics6	
7.6 Typical Characteristics7	
8 Detailed Description	
8.1 Overview	
8.2 Functional Block Diagram9	
8.3 Feature Description	
8.4 Device Functional Modes11	

9 Application and Implementation	. 13
9.1 Application Information	13
9.2 Typical Applications	13
10 Power Supply Recommendations	
11 Layout	. 16
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Third-Party Products Disclaimer	
12.2 Documentation Support	
12.3 Receiving Notification of Documentation Updates.	
12.4 Support Resources	
12.5 Trademarks	
12.6 Electrostatic Discharge Caution	
12.7 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	17

# **4 Revision History**

Changes from Revision I (June 2018) to Revision J (May 2021)	Page
Updated the BQ294712 and BQ294713 devices in the <i>Device Options table</i>	3
Changes from Revision H (February 2018) to Revision I (June 2018)	Page
Added BQ294713 to the Device Options table	3
Added BQ294713 to the <i>Electrical Characteristics</i>	
Changes from Revision G (November 2017) to Revision H (February 2018)	Page
Changed BQ294712 to Production Data in the Device Options table	3




# **5 Device Comparison Table**

PART NUMBER	OVP (V)	OV HYSTERESIS	OUTPUT DRIVE
BQ294700	4.350	0.300	CMOS Active High
BQ294701	4.250	0.300	CMOS Active High
BQ294702	4.300	0.300	CMOS Active High
BQ294703	4.325	0.300	CMOS Active High
BQ294704	4.400	0.300	CMOS Active High
BQ294705	4.450	0.300	CMOS Active High
BQ294706	4.550	0.300	CMOS Active High
BQ294707	4.225	0.050	NCH Open Drain Active Low
BQ294708	4.500	0.300	CMOS Active High
BQ294711	4.220	0.300	CMOS Active High
BQ294712	4.125	0.300	CMOS Active High
BQ294713	4.600	0.300	CMOS Active High
BQ2947	3.850-4.60	0–0.300	CMOS Active High or Open Drain Active Low



# **6** Pin Configuration and Functions



# Figure 6-1. DSG Package 8-Pin WSON Top View

## Table 6-1. Pin Functions

NUMBER	NAME	TYPE <sup>(1)</sup>	DESCRIPTION
1	VDD	Р	Power supply input
2	V4	IA	Sense input for positive voltage of the fourth cell from the bottom of the stack
3	V3	IA	Sense input for positive voltage of the third cell from the bottom of the stack
4	V2	IA	Sense input for positive voltage of the second cell from the bottom of the stack
5	V1	IA	Sense input for positive voltage of the lowest cell in the stack
6	VSS	Р	Electrically connected to IC ground and negative terminal of the lowest cell in the stack
7	CD	OA	External capacitor connection for delay timer
8	OUT	OA	Analog Output drive for overvoltage fault signal. Active High or Open Drain Active Low
Powe	erPAD™	Р	TI recommends connecting the exposed pad to VSS on the PCB.

(1) IA = Input Analog, OA = Output Analog, P = Power Connection



## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN		MAX	UNIT
Supply voltage	VDD-VSS	-0.3	3	30	V
Input voltage	V4–V3, V3–V2, V2–V1, V1–VSS, or CD–VSS	-0.3	3	30	V
Output voltage	OUT-VSS	-0.3	3	30	V
Continuous total power dissipation, P <sub>TOT</sub>		Se	e <mark>Sec</mark>	tion 7.4	
Lead temperature (soldering, 10 s), T <sub>SOLDER</sub>				300	°C
Storage temperatur	Storage temperature, T <sub>stg</sub>			150	U

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

Over-operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		3	20	V
Input voltage range	V4–V3, V3–V2, V2–V1, V1–VSS, or CD–VSS	0	5	V
Operating ambient temp	erature range, T <sub>A</sub>	-40	110	°C

## 7.4 Thermal Information

		BQ2947	
	THERMAL METRIC <sup>(1)</sup>	WSON	UNIT
		8 PINS	1
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	62	°C/W
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	72	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	32.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.6	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	33	°C/W
R <sub>0JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	10	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.



## 7.5 Electrical Characteristics

Typical values stated where  $T_A = 25^{\circ}C$  and VDD = 14.4V, MIN/MAX values stated where  $T_A = -40^{\circ}C$  to +110°C and  $V_{DD} = 3$  V to 20 V (unless otherwise noted).

PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAGE I	PROTECTION THRESHOLD	)S				
		BQ294700, R <sub>IN</sub> = 1 kΩ		4.350		V
		BQ294701, R <sub>IN</sub> = 1 kΩ		4.250		V
		BQ294702, R <sub>IN</sub> = 1 kΩ		4.300		V
		BQ294703, R <sub>IN</sub> = 1 kΩ		4.325		V
		BQ294704, R <sub>IN</sub> = 1 kΩ		4.400		V
.,	V <sub>(PROTECT)</sub> Overvoltage	BQ294705, R <sub>IN</sub> = 1 kΩ		4.450		V
V <sub>OV</sub>	Detection	BQ294706, R <sub>IN</sub> = 1 kΩ		4.550		V
		BQ294707, R <sub>IN</sub> = 1 kΩ		4.225		V
		BQ294708, R <sub>IN</sub> = 1 kΩ		4.500		V
		BQ294711, R <sub>IN</sub> = 1 kΩ		4.220		V
		BQ294712, R <sub>IN</sub> = 1 kΩ		4.125		V
		BQ294713, R <sub>IN</sub> = 1 kΩ		4.600		V
V <sub>HYS</sub>	OV Detection Hysteresis	BQ2947 <sup>(1)</sup>	250	300	400	mV
V <sub>OA</sub>	OV Detection Accuracy	T <sub>A</sub> = 25°C	-10		10	mV
		$T_A = -40^{\circ}C$	-40		40	mV
V <sub>OADRIFT</sub>	OV Detection Accuracy	$T_A = 0^{\circ}C$	-20		20	mV
	Across Temperature	$T_A = 60^{\circ}C$	-24		24	mV
		T <sub>A</sub> = 110°C	-54		54	mV
SUPPLY AN	ND LEAKAGE CURRENT	· · · · · ·				
I <sub>DD</sub>	Supply Current	(V4-V3) = (V3-V2) = (V2-V1) = (V1-VSS) = 4.0 V at T <sub>A</sub> = 25°C (See Figure 8-4.)		1	2	μA
I <sub>IN</sub>	Input Current at Vx Pins	(V4-V3) = (V3-V2) = (V2-V1) = (V1-VSS) = 4.0 V at T <sub>A</sub> = 25°C (See Figure 8-4.)	-0.1		0.1	μA
I <sub>CELL</sub>	Input Current (ALL Vx and VDD Input Pins)	Current Consumption at Power down, (V4–V3) = $(V3-V2) = (V2-V1) = (V1-VSS) = 2.30$ V at T <sub>A</sub> = $25^{\circ}$ C		1.1		μA
OUTPUT D	RIVE OUT, CMOS ACTIVE H	HIGH VERSIONS ONLY				
		(V4–V3), (V3–V2), (V2–V1), or (V1–VSS) > V <sub>OV</sub> , VDD = 14.4 V, I <sub>OH</sub> = 100 μA	6			V
V <sub>OUT</sub>	Output Drive Voltage, Active High	If three of four cells are short circuited, only one cell remains powered and > $V_{OV}$ , VDD = Vx (cell voltage), $I_{OH}$ = 100 $\mu$ A		VDD - 0.3		V
		(V4–V3), (V3–V2), (V2–V1), and (V1–VSS) < $V_{\rm OV},$ VDD = 14.4 V, $I_{\rm OL}$ = 100 $\mu A$ measured into OUT pin.		250	400	mV
I <sub>OUTH</sub>	OUT Source Current (during OV)	(V4–V3), (V3–V2), (V2–V1), or (V1–VSS) > V <sub>OV</sub> , VDD = 14.4 V, OUT = 0 V, measured out of OUT pin.			4.5	mA
I <sub>outl</sub>	OUT Sink Current (no OV)	$\begin{array}{l} (V4-V3), (V3-V2), (V2-V1), \text{ and } (V1-VSS) < V_{OV}, \\ VDD = 14.4 \ V, \\ OUT = VDD, \ \text{measured into OUT pin .Pull resistor} \\ R_{PU} = 5 \ \mathrm{k}\Omega \ \text{to VDD} = 14.4 \ \mathrm{V} \end{array}$	0.5		14	mA
OUTPUT D	RIVE OUT, CMOS OPEN DR	RAIN ACTIVE LOW VERSIONS ONLY				
V <sub>OUT</sub>	Output Drive Voltage, Active High	(V4–V3), (V3–V2), (V2–V1), and (V1–VSS) < V <sub>OV</sub> , VDD = 14.4 V, $I_{OL}$ = 100 $\mu$ A measured into OUT pin.		250	400	mV




## 7.5 Electrical Characteristics (continued)

Typical values stated where  $T_A = 25^{\circ}C$  and VDD = 14.4V, MIN/MAX values stated where  $T_A = -40^{\circ}C$  to +110°C and  $V_{DD} = 3$  V to 20 V (unless otherwise noted).

PARAMET	TER TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>OUTL</sub>	OUT Sink Current (no OV)	$\begin{array}{l} (V4-V3), (V3-V2), (V2-V1), \mbox{ and } (V1-VSS) < V_{OV}, \\ VDD = 14.4 \ V, \\ OUT = VDD, \ measured \ into \ OUT \ pin. \ Pull \ resistor \\ R_{PU} = 5 \ k\Omega \ to \ VDD = 14.4 \ V \end{array}$	0.5		14	mA
I <sub>OUTLK</sub>	OUT pin leakage	(V4–V3), (V3–V2), (V2–V1), and (V1–VSS) < $V_{OV}$ , VDD = 14.4 V, OUT = VDD, measured into OUT pin.			100	nA
DELAY TIN	MER					
t <sub>CD</sub>	OV Delay Time	C <sub>CD</sub> = 0.1 µF (see External Delay Capacitor, CD)	1	1.5	2	S
t <sub>CD_GND</sub>	OV Delay Time with CD pin = 0 V	Delay due to $C_{CD}$ capacitor shorted to ground for Customer Test Mode	20		170	ms


(1) Future option, contact TI.

## 7.6 Typical Characteristics



BQ2947 SLUSB15J – SEPTEMBER 2012 – REVISED MAY 2021








# 8 Detailed Description

### 8.1 Overview

The BQ2947 is a second level overvoltage (OV) protector. Each cell is monitored independently by comparing the actual cell voltage to a protection voltage threshold,  $V_{OV}$ . The protection threshold is preprogrammed at the factory with a range between 3.85 V and 4.65 V.

### 8.2 Functional Block Diagram

The Functional Block Diagram shows a CMOS Active High configuration.



In the case of an Open Drain Active Low configuration, an external pull-up resistor is required on the OUT terminal.

## 8.3 Feature Description

In the BQ2947 family of devices, if any cell voltage exceeds the programmed OV value, a timer circuit is activated. This timer circuit charges the CD pin to a nominal value, then slowly discharges it with a fixed current back down to VSS. When the CD pin falls below a nominal threshold near VSS, the OUT terminal goes from inactive to active state. Additionally, a timeout detection circuit checks to ensure that the CD pin successfully begins charging to above VSS and subsequently drops back down to VSS, and if a timeout error is detected in either direction, it will similarly trigger the OUT pin to become active. See Figure 8-2 for details on CD and OUT pin behavior during an overvoltage event.



For an NCH Open Drain Active Low configuration, the OUT pin pulls down to VSS when active (OV present) and is high impedance when inactive (no OV).





Figure 8-1. Timing for Overvoltage Sensing (OUT Pin Is Active High)

Figure 8-2 shows the behavior of CD pin during an OV sequence.



## Figure 8-2. CD Pin Mechanism (OUT Pin Is Active High)

Note

In the case of an Open Drain Active Low version, the  $V_{OUT}$  signal will be high and transition to low state when the voltage on the  $V_{CD}$  capacitor discharges to the set level based on the t<sub>CD</sub> timer.



### 8.3.1 Pin Details

#### 8.3.1.1 Input Sense Voltage, Vx

These inputs sense each battery cell voltage. A series resistor and a capacitor across the cell for each input is required for noise filtering and stable voltage monitoring.

#### 8.3.1.2 Output Drive, OUT

This terminal serves as the fault signal output, and may be ordered in either Active High or Open Drain Active Low options.

#### 8.3.1.3 Supply Input, VDD

This terminal is the unregulated input power source for the IC. A series resistor is connected to limit the current, and a capacitor is connected to ground for noise filtering.

#### 8.3.1.4 External Delay Capacitor, CD

This terminal is connected to an external capacitor that sets the delay timer during an overvoltage fault event.

The CD pin includes a timeout detection circuit to ensure that the output drives active even with a shorted or open capacitor during an overvoltage event.

The capacitor connected on the CD pin rapidly charges to a voltage if any one of the cell inputs exceeds the OV threshold. Then the delay circuit gradually discharges the capacitor on the CD pin. Once this capacitor discharges below a set voltage, the OUT transitions from an inactive to active state.

To calculate the delay, use the following equation:

 $t_{CD}$  (sec) = K × C<sub>CD</sub> (µF), where K = 10 to 20 range.

Example: If  $C_{CD} = 0.1 \ \mu F$  (typical), then the delay timer range is

 $t_{CD}$  (s) = 10 × 0.1 = 1 s (Minimum)

 $t_{CD}$  (s) = 20 × 0.1 = 2 s (Maximum)

#### Note

The tolerance on the capacitor used for  $C_{CD}$  increases the range of the  $t_{CD}$  timer.

#### 8.4 Device Functional Modes

#### 8.4.1 NORMAL Mode

When all of the cell voltages are below the overvoltage threshold,  $V_{OV}$ , the device operates in NORMAL mode. The device monitors the differential cell voltages connected across (V1–VSS), (V2–V1), (V3–V2), and (V4–V3). The OUT pin is inactive, and is low if configured active high, or, if configured active low, is an open drain being externally pulled up.

#### 8.4.2 OVERVOLTAGE Mode

OVERVOLTAGE mode is detected if any of the cell voltage exceeds the overvoltage threshold,  $V_{OV}$  for configured OV delay time. The OUT pin is activated after a delay time set by the capacitance in the CD pin. The OUT pin will either pull high internally, if configured as active high, or will be pulled low internally if configured as active low. An external FET is then turned on, shorting the fuse to ground, which allows the battery and/or charger power to blow the fuse. When all of the cell voltages fall below the ( $V_{OV}-V_{HYS}$ ), the device returns to NORMAL mode.

#### 8.4.3 Customer Test Mode

It is possible to reduce test time for checking the overvoltage function by simply shorting the external CD capacitor to VSS. In this case, the OV delay would be reduced to the  $t_{(CD\_GND)}$  value, which has a maximum of 170 ms.

(1)

Figure 8-3 shows the timing for the Customer Test Mode.





Figure 8-3. Timing for Customer Test Mode

Figure 8-4 shows the measurement for current consumption of the product for both VDD and Vx.



 $\mathbf{I}_{\text{CELL}} = \mathbf{I}_{\text{DD}} + \mathbf{I}_{\text{IN1}} + \mathbf{I}_{\text{IN2}} + \mathbf{I}_{\text{IN3}} + \mathbf{I}_{\text{IN4}}$ 

Figure 8-4. Configuration for IC Current Consumption Test



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


#### 9.1 Application Information

The BQ2947 devices are a family of second-level protectors used for overvoltage protection of the battery pack in the application. The device, when configuring the OUT pin with active high, drives a NMOS FET that connects the fuse to ground in the event of a fault condition. This provides a shorted path to use the battery and/or charger power to blow the fuse and cut the power path. The OUT pin, when configured as active low, can be used to drive a PMOS FET to connect the fuse to ground instead.

#### **9.2 Typical Applications**

#### 9.2.1 Application Configuration for Active High

Figure 9-1 shows the recommended reference design components.



Copyright © 2017, Texas Instruments Incorporated

Figure 9-1. Application Configuration for Active High

#### 9.2.1.1 Design Requirements

Note

In the case of an Open Drain Active Low configuration, an external pull-up resistor is required on the OUT terminal.

Changes to the ranges stated in Table 9-1 will impact the accuracy of the cell measurements.

Table 9-1. Parameters												
PARAMETER	EXTERNAL COMPONENT	MIN	NOM	MAX	UNIT							
Voltage monitor filter resistance	R <sub>IN</sub>	900	1000	4700	Ω							
Voltage monitor filter capacitance	C <sub>IN</sub>	0.01	0.1	1.0	μF							
Supply voltage filter resistance	R <sub>VD</sub>	100		1000	Ω							
Supply voltage filter capacitance	C <sub>VD</sub>	·	0.1	1.0	μF							
CD external delay capacitance	C <sub>CD</sub>		0.1	1.0	μF							



#### Note

The device is calibrated using an  $R_{IN}$  value = 1 k $\Omega$ . Using a value other than this recommended value changes the accuracy of the cell voltage measurements and  $V_{OV}$  trigger level.

#### 9.2.1.2 Detailed Design Procedure


1. Determine the number of cell in series.

The device supports 2-S to 4-S cell configuration. For 2S and 3S, the top unused pin(s) should be shorted as shown in Figure 9-2 and Figure 9-3.

2. Determine the overvoltage protection delay.


Follow the calculation example described in CD pin description. Select the right capacitor to connect to the CD pin.

3. Follow the application schematic to connect the device. If the OUT pin is configured to open drain, an external pull up resistor should be used.



Copyright © 2017, Texas Instruments Incorporated

Figure 9-2. 2-Series Cell Configuration




Copyright © 2017, Texas Instruments Incorporated

Figure 9-3. 3-Series Cell Configuration



#### 9.2.1.3 Application Curves





# **10 Power Supply Recommendations**

The maximum power of this device is 20 V on  $V_{\text{DD}}.$ 

# 11 Layout

## **11.1 Layout Guidelines**

- 1. Ensure the RC filters for the Vx pins and VDD pin are placed as close as possible to the target terminal, reducing the tracing loop area.
- 2. The capacitor for CD should be placed close to the IC terminals.
- 3. Ensure the trace connecting the fuse to the gate, source of the NFET to the Pack- is sufficient to withstand the current during fuse blown event.

### 11.2 Layout Example




Figure 11-1. Layout Example



## **12 Device and Documentation Support**

### **12.1 Third-Party Products Disclaimer**

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

For related documentation, see BQ2945xy and BQ2947xy Cascade Voltage Monitoring (SLUA662).

#### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.4 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.5 Trademarks

PowerPAD<sup>M</sup> and TI E2E<sup>M</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ294700DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	700	Samples
BQ294700DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	700	Samples
BQ294701DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	701	Samples
BQ294701DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	701	Samples
BQ294702DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	702	Samples
BQ294702DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	702	Samples
BQ294703DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	703	Samples
BQ294703DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	703	Samples
BQ294704DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	704	Samples
BQ294704DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	704	Samples
BQ294705DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	705	Samples
BQ294705DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	705	Samples
BQ294706DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	706	Samples
BQ294706DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	706	Samples
BQ294707DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	707	Samples
BQ294707DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	707	Samples
BQ294708DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	Call TI   NIPDAU	Level-2-260C-1 YEAR	-40 to 85	708	Samples
BQ294708DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	Call TI   NIPDAU	Level-2-260C-1 YEAR	-40 to 85	708	Samples
BQ294711DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	711	Samples
BQ294711DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	711	Samples

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
BQ294712DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	712	Samples
BQ294712DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	712	Samples
BQ294713DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	713	Samples
BQ294713DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 110	713	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

# PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ294700DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294700DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294701DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294701DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294702DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294702DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294703DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294703DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294704DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294704DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294705DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294705DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294706DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294706DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294707DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294707DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294708DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294708DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

# PACKAGE MATERIALS INFORMATION




www.ti.com

12-Jun-2021

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ294711DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294711DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294712DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294712DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294712DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294712DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294713DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ294713DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2





*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ294700DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294700DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294701DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294701DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294702DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294702DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294703DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294703DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294704DSGR	WSON	DSG	8	3000	210.0	185.0	35.0

# PACKAGE MATERIALS INFORMATION



www.ti.com

12-Jun-2021

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ294704DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294705DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294705DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294706DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294706DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294707DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294707DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294708DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294708DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294711DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294711DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294712DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294712DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294712DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294712DSGT	WSON	DSG	8	250	210.0	185.0	35.0
BQ294713DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ294713DSGT	WSON	DSG	8	250	210.0	185.0	35.0

# DSG 8

2 x 2, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# DSG0008A



# **PACKAGE OUTLINE**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# DSG0008A

# **EXAMPLE BOARD LAYOUT**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# DSG0008A

# **EXAMPLE STENCIL DESIGN**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated