











AWR1843 SWRS222 – DECEMBER 2018

AWR1843 Single-Chip 77- and 79-GHz FMCW Radar Sensor

1 Device Overview

1.1 Features

- FMCW Transceiver
 - Integrated PLL, Transmitter, Receiver, Baseband, and A2D
 - 76- to 81-GHz Coverage With 4 GHz Available Bandwidth
 - Four Receive Channels
 - Three Transmit Channels
 - Ultra-Accurate Chirp Engine Based on Fractional-N PLL
 - TX Power: 12 dBm
 - RX Noise Figure:
 - 14 dB (76 to 77 GHz)
 - 15 dB (77 to 81 GHz)
 - Phase Noise at 1 MHz:
 - 95 dBc/Hz (76 to 77 GHz)
 - 93 dBc/Hz (77 to 81 GHz)
- Built-in Calibration and Self-Test (Monitoring)
 - ARM[®] Cortex[®]-R4F-Based Radio Control System
 - Built-in Firmware (ROM)
 - Self-calibrating System Across Frequency and Temperature
- C674x DSP for FMCW Signal Processing
- On-Chip Memory: 2MB
- Cortex-R4F Microcontroller for Object Tracking and Classification, AUTOSAR, and Interface Control
 - Supports Autonomous Mode (Loading User Application from QSPI Flash Memory)
- Integrated Peripherals
 - Internal Memories With ECC
- Host Interface
 - CAN (Two Instances, One Being CAN-FD)

1.2 Applications

- Blind Spot Detection
- Lane Change Assistance
- · Cross Traffic Alert
- Parking Assistance

- · Other Interfaces Available to User Application
 - Up to 6 ADC Channels
 - Up to 2 SPI Channels
 - Up to 2 UARTs
 - I^2C
 - GPIOs
 - 2-Lane LVDS Interface for Raw ADC Data and Debug Instrumentation
- ASIL B Targeted
- AECQ100 Qualified
- AWR1843 Advanced Features
 - Embedded Self-monitoring With No Host Processor Involvement
 - Complex Baseband Architecture
 - Embedded Interference Detection Capability
 - Programmable Phase Rotators in Transmit Path to Enable Beam Forming
- · Power Management
 - Built-in LDO Network for Enhanced PSRR
 - I/Os Support Dual Voltage 3.3 V/1.8 V
- · Clock Source
 - Supports External Oscillator at 40 MHz
 - Supports Externally Driven Clock (Square/Sine) at 40 MHz
 - Supports 40 MHz Crystal Connection with Load Capacitors
- · Easy Hardware Design
 - 0.65-mm Pitch, 161-Pin 10.4 mm x 10.4 mm
 Flip Chip BGA Package for Easy Assembly and Low-Cost PCB Design
 - Small Solution Size
- Supports Automotive Temperature Operating Range
- Occupancy Detection
- Simple Gesture Recognition
- Car Door Opener Applications




Figure 1-1. Autonomous Radar Sensor For Automotive Applications

1.3 Description

The AWR1843 device is an integrated single-chip FMCW radar sensor capable of operation in the 76- to 81-GHz band. The device is built with TI's low-power 45-nm RFCMOS process and enables unprecedented levels of integration in an extremely small form factor. The AWR1843 is an ideal solution for low-power, self-monitored, ultra-accurate radar systems in the automotive space.

The AWR1843 device is a self-contained FMCW radar sensor single-chip solution that simplifies the implementation of Automotive Radar sensors in the band of 76 to 81 GHz. It is built on Tl's low-power 45-nm RFCMOS process, which enables a monolithic implementation of a 3TX, 4RX system with built-in PLL and A2D converters. It integrates the DSP subsystem, which contains Tl's high-performance C674x DSP for the Radar Signal processing. The device includes a BIST processor subsystem, which is responsible for radio configuration, control, and calibration. Additionally the device includes a user programmable ARM R4F based for automotive interfacing. The Hardware Accelerator block (HWA) can perform radar processing and can help save MIPS on the DSP for higher level algorithms. Simple programming model changes can enable a wide variety of sensor implementation (Short, Mid, Long) with the possibility of dynamic reconfiguration for implementing a multimode sensor. Additionally, the device is provided as a complete platform solution including reference hardware design, software drivers, sample configurations, API guide, and user documentation.


Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE |
|--------------|-------------|-------------------|
| XA1843ABGABL | FCBGA (161) | 10.4 mm × 10.4 mm |

(1) For more information, see Section 10, Mechanical Packaging and Orderable Information.



1.4 Functional Block Diagram



* Up to 512kB of Radar Data Memory can be switched to the Master R4F program and data RAMs

Table of Contents

| 1 | Devi | ce Overview | <u>1</u> 6 | Deta | ailed Description | 47 |
|---|------|----------------------------------------------------------------|------------|------|----------------------------------------------|--------------|
| | 1.1 | Features | <u>1</u> | 6.1 | Overview | 47 |
| | 1.2 | Applications | <u>1</u> | 6.2 | Functional Block Diagram | 47 |
| | 1.3 | Description | 2 | 6.3 | Subsystems | . <u>47</u> |
| | 1.4 | Functional Block Diagram | <u>3</u> | 6.4 | Other Subsystems | . <u>5</u> 4 |
| 2 | Revi | sion History | <u>5</u> 7 | Mon | nitoring and Diagnostics | 56 |
| 3 | Devi | ce Comparison | <u>6</u> | 7.1 | Monitoring and Diagnostic Mechanisms | . <u>5</u> 6 |
| | 3.1 | Related Products | <u>7</u> 8 | App | lications, Implementation, and Layout | <u>61</u> |
| 4 | Term | ninal Configuration and Functions | <u>8</u> | 8.1 | Application Information | <u>6</u> 1 |
| | 4.1 | Pin Diagram | <u>8</u> | 8.2 | Short-Range Radar | 61 |
| | 4.2 | Pin Attributes 1 | <u>1</u> | 8.3 | Reference Schematic | 61 |
| | 4.3 | Signal Descriptions1 | 4 | 8.4 | Layout | 63 |
| 5 | Spec | cifications <u>1</u> | <u>8</u> 9 | Dev | ice and Documentation Support | 66 |
| | 5.1 | Absolute Maximum Ratings 1 | 8 | 9.1 | Device Nomenclature | . 66 |
| | 5.2 | ESD Ratings 1 | 8 | 9.2 | Tools and Software | 67 |
| | 5.3 | Power-On Hours (POH)1 | 9 | 9.3 | Documentation Support | 67 |
| | 5.4 | Recommended Operating Conditions 1 | 9 | 9.4 | Community Resources | . 68 |
| | 5.5 | Power Supply Specifications 1 | 9 | 9.5 | Trademarks | 68 |
| | 5.6 | Power Consumption Summary 2 | <u>.0</u> | 9.6 | Electrostatic Discharge Caution | . 68 |
| | 5.7 | RF Specification2 | 2 | 9.7 | Export Control Notice | 68 |
| | 5.8 | CPU Specifications 2 | 2 | 9.8 | Glossary | 68 |
| | 5.9 | Thermal Resistance Characteristics for FCBGA Package [ABL0161] | 10 3 | | hanical, Packaging, and Orderable rmation | 69 |
| | 5.10 | Timing and Switching Characteristics | 4 | 10.1 | Packaging Information | 69 |



2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| DATE | REVISION | NOTES | |
|---------------|----------|-----------------|--|
| December 2018 | * | Initial Release | |

3 Device Comparison

Table 3-1. Device Features Comparison

| FUNCTION | | AWR1243P | AWR1243 | AWR1443 | AWR1642 | AWR1843 |
|-------------------------------------------------------|----------------------------------------------------------------------------------|------------------|------------|---------|------------|------------------|
| Number of re | eceivers | 4 | 4 | 4 | 4 | 4 |
| Number of tra | ansmitters | 3 ⁽¹⁾ | 3 | 3 | 2 | 3 ⁽¹⁾ |
| On-chip mem | nory | _ | _ | 576KB | 1.5MB | 2MB |
| ASIL | | B-Targeted | B-Targeted | _ | B-Targeted | B-Targeted |
| Max I/F (Inter | rmediate Frequency) (MHz) | 15 | 15 | 5 | 5 | 10 |
| Max real sam | npling rate (Msps) | 37.5 | 37.5 | 12.5 | 12.5 | 25 |
| Max complex | sampling rate (Msps) | 18.75 | 18.75 | 6.25 | 6.25 | 12.5 |
| Processor | | | | | | |
| MCU (R4F) | | _ | I | Yes | Yes | Yes |
| DSP (C674x) |) | _ | ı | _ | Yes | Yes |
| Peripherals | | | | | | , |
| Serial Periph | eral Interface (SPI) ports | 1 | 1 | 1 | 2 | 2 |
| Quad Serial Peripheral Interface (QSPI) | | _ | I | Yes | Yes | Yes |
| Inter-Integrated Circuit (I ² C) interface | | _ | I | 1 | 1 | 1 |
| Controller Area Network (DCAN) interface | | _ | I | Yes | Yes | Yes |
| CAN FD | | _ | 1 | _ | Yes | Yes |
| Trace | Trace | | - | _ | Yes | Yes |
| PWM | | _ | - | _ | Yes | Yes |
| Hardware In | Loop (HIL/DMM) | _ | I | _ | Yes | Yes |
| GPADC | | _ | I | Yes | Yes | Yes |
| LVDS/Debug | I | Yes | Yes | Yes | Yes | Yes |
| CSI2 | | Yes | Yes | _ | _ | _ |
| Hardware ac | celerator | _ | 1 | Yes | _ | Yes |
| 1-V bypass n | node | Yes | Yes | Yes | Yes | Yes |
| Cascade (20 | -GHz sync) | Yes | ı | _ | _ | _ |
| JTAG | | _ | _ | Yes | Yes | Yes |
| Number of Tx that can be simultaneously used | | 3 | 2 | 2 | 2 | 3 |
| Per chirp con | nfigurable Tx phase shifter | Yes | | | _ | Yes |
| Product status (2) | PRODUCT PREVIEW (PP), ADVANCE INFORMATION (AI), or PRODUCTION DATA (PD) | Al | PD | PD | PD | AI |

^{(1) 3} Tx Simultaneous operation is supported only in AWR1243P and AWR1843 with 1V LDO bypass and PA LDO disable mode. In this mode 1V supply needs to be fed on the VOUT PA pin.

⁽²⁾ ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



www.ti.com

3.1 Related Products

For information about other devices in this family of products or related products see the links that follow.

- mmWave Sensors TI's mmWave sensors rapidly and accurately sense range, angle and velocity with less power using the smallest footprint mmWave sensor portfolio for automotive applications.
- Automotive mmWave Sensors TI's automotive mmWave sensor portfolio offers high-performance radar front end to ultra-high resolution, small and low-power single-chip radar solutions. TI's scalable sensor portfolio enables design and development of ADAS system solution for every performance, application and sensor configuration ranging from comfort functions to safety functions in all vehicles.
- Companion Products for AWR1843 Review products that are frequently purchased or used in conjunction with this product.
- Reference Designs for AWR1843 TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor and connectivity. Created by TI experts to help you jump-start your system design, all TI Designs include schematic or block diagrams, BOMs and design files to speed your time to market. Search and download designs at ti.com/tidesigns.



4 Terminal Configuration and Functions

4.1 Pin Diagram

Figure 4-1 shows the pin locations for the 161-pin FCBGA package. Figure 4-2, Figure 4-3, Figure 4-4, and Figure 4-5 show the same pins, but split into four quadrants.




Figure 4-1. Pin Diagram

STRUMENTS




Figure 4-2. Top Left Quadrant




Figure 4-3. Top Right Quadrant

Instruments




Figure 4-4. Bottom Left Quadrant

2

Not to scale



www.ti.com




Figure 4-5. Bottom Right Quadrant

4.2 Pin Attributes

The following list describes the table column headers:

- 1. BALL NUMBER: Ball numbers on the bottom side associated with each signal on the bottom.
- 2. BALL NAME: Mechanical name from package device (name is taken from muxmode 0).
- 3. **SIGNAL NAME:** Names of signals multiplexed on each ball (also notice that the name of the ball is the signal name in muxmode 0).
- 4. PINCNTL ADDRESS: MSS Address for PinMux Control
- 5. **MODE:** Multiplexing mode number: value written to PinMux Cntl register to select specific Signal name for this Ball number. Mode column has bit range value.
- 6. **TYPE:** Signal type and direction:
 - I = Input
 - O = Output
 - IO = Input or Output
- 7. BALL RESET STATE: The state of the terminal at power-on reset
- 8. **PULL UP/DOWN TYPE:** indicates the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software.
 - Pull Up: Internal pullup
 - Pull Down: Internal pulldown
 - An empty box means No pull.
- 9. Pin Mux Control Value maps to lower 4 bits of register.



IO MUX registers are available in the MSS memory map and the respective mapping to device pins is as follows:

Table 4-1. PAD IO Control Registers

| Default Pin/Ball Name | Package Ball /Pin (Address) | Pin Mux Config Register |
|-----------------------|-----------------------------|-------------------------|
| SPI_HOST_INTR | P13 | 0xFFFFEA00 |
| GPIO_0 | H13 | 0xFFFFEA04 |
| GPIO_1 | J13 | 0xFFFFEA08 |
| SPIA_MOSI | D13 | 0xFFFFEA0C |
| SPIA_MISO | E14 | 0xFFFFEA10 |
| SPIA_CLK | E13 | 0xFFFFEA14 |
| SPIB_MOSI | F13 | 0xFFFFEA1C |
| SPIB_MISO | G14 | 0xFFFFEA20 |
| SPIB_CLK | F14 | 0xFFFFEA24 |
| SPIB_CS_N | H14 | 0xFFFFEA28 |
| QSPI[0] | R13 | 0xFFFFEA2C |
| QSPI[1] | N12 | 0xFFFFEA30 |
| QSPI[2] | R14 | 0xFFFFEA34 |
| QSPI[3] | P12 | 0xFFFFEA38 |
| QSPI_CLK | R12 | 0xFFFFEA3C |
| QSPI_CS_N | P11 | 0xFFFFEA40 |
| NERROR_IN | N7 | 0xFFFFEA44 |
| WARM_RESET | N9 | 0xFFFFEA48 |
| NERROR_OUT | N6 | 0xFFFFEA4C |
| TCK | P10 | 0xFFFFEA50 |
| TMS | N10 | 0xFFFFEA54 |
| TDI | R11 | 0xFFFFEA58 |
| TDO | N13 | 0xFFFFEA5C |
| MCU_CLKOUT | N8 | 0xFFFFEA60 |
| GPIO_2 | K13 | 0xFFFFEA64 |
| PMIC_CLKOUT | P9 | 0xFFFFEA68 |
| SYNC_IN | P4 | 0xFFFFEA6C |
| SYNC_OUT | G13 | 0xFFFFEA70 |
| RS232_RX | N4 | 0xFFFFEA74 |
| RS232_TX | N5 | 0xFFFFEA78 |
| GPIO_31 | R4 | 0xFFFFEA7C |
| GPIO_32 | P5 | 0xFFFFEA80 |
| GPIO_33 | R5 | 0xFFFFEA84 |
| GPIO_34 | P6 | 0xFFFEA88 |
| GPIO_35 | R7 | 0xFFFFEA8C |
| GPIO_36 | P7 | 0xFFFFEA90 |
| GPIO_37 | R8 | 0xFFFFEA94 |
| GPIO_38 | P8 | 0xFFFFEA98 |
| GPIO_47 | N15 | 0xFFFFEABC |
| DMM_SYNC | N14 | 0xFFFFEAC0 |
| SPIA_CN_EN | E15 | 0xFFFFEA18 |



The register layout is as follows:

Table 4-2. PAD IO Register Bit Descriptions

| BIT | FIELD | TYPE | RESET (POWER ON DEFAULT) | DESCRIPTION |
|-------|----------------------|------|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-11 | NU | RW | 0 | Reserved |
| 10 | SC | RW | 0 | IO slew rate control: 0 = Higher slew rate 1 = Lower slew rate |
| 9 | PUPDSEL | RW | 0 | Pullup/PullDown Selection 0 = Pull Down 1 = Pull Up (This field is valid only if Pull Inhibit is set as '0') |
| 8 | PI | RW | 0 | Pull Inhibit/Pull Disable 0 = Enable 1 = Disable |
| 7 | OE_OVERRIDE | RW | 1 | Output Override |
| 6 | OE_OVERRIDE_CTR | RW | 1 | Output Override Control: (A '1' here overrides any o/p manipulation of this IO by any of the peripheral block hardware it is associated with for example a SPI Chip select) |
| 5 | IE_OVERRIDE | RW | 0 | Input Override |
| 4 | IE_OVERRIDE_CTR L | RW | 0 | Input Override Control: (A '1' here overrides any i/p value on this IO with a desired value) |
| 3-0 | FUNC_SEL | RW | 1 | Function select for Pin Multiplexing (Refer to the Pin Mux Sheet) |



4.3 Signal Descriptions

Table 4-3. Signal Descriptions - Digital

| SIGNAL NAME | PIN TYPE | DESCRIPTION | BALL NO. |
|-------------|----------|-------------------------------------------------------------------------------------|----------------------------------------|
| BSS_UART_TX | 0 | Debug UART Transmit [Radar Block] | F14, H14, K13, N10, N13, N4, N5, R8 |
| CAN_FD_RX | I | CAN FD (MCAN) Receive Signal | D13, F14, N10, N4, P12 |
| CAN_FD_TX | 0 | CAN FD (MCAN) Transmit Signal | E14, H14, N5, P10, R14 |
| CAN_RX | I | CAN (DCAN) Receive Signal | E13 |
| CAN_TX | Ю | CAN (DCAN) Transmit Signal | E15 |
| DMM0 | I | Debug Interface (Hardware In Loop) - Data Line | R4 |
| DMM1 | I | Debug Interface (Hardware In Loop) - Data Line | P5 |
| DMM2 | I | Debug Interface (Hardware In Loop) - Data Line | R5 |
| DMM3 | I | Debug Interface (Hardware In Loop) - Data Line | P6 |
| DMM4 | I | Debug Interface (Hardware In Loop) - Data Line | R7 |
| DMM5 | 1 | Debug Interface (Hardware In Loop) - Data Line | P7 |
| DMM6 | ı | Debug Interface (Hardware In Loop) - Data Line | R8 |
| DMM7 | 1 | Debug Interface (Hardware In Loop) - Data Line | P8 |
| DMM_CLK | ı | Debug Interface (Hardware In Loop) - Clock | N15 |
| DMM_MUX_IN | I | Debug Interface (Hardware In Loop) Mux Select between DMM1 and DMM2 (Two Instances) | G13, J13, P4 |
| DMM_SYNC | I | Debug Interface (Hardware In Loop) - Sync | N14 |
| DSS_UART_TX | 0 | Debug UART Transmit [DSP] | D13, E13, G14, P8, R12 |
| EPWM1A | 0 | PWM Module 1 - Output A | N5, N8 |
| EPWM1B | 0 | PWM Module 1 - Output B | H13, N5, P9 |
| EPWM1SYNCI | I | | D14, J13 |
| EPWM2A | 0 | PWM Module 2- Output A | H13, N4, N5, P9 |
| EPWM2B | 0 | PWM Module 2 - Output B | N4 |
| EPWM2SYNCO | 0 | · | R7 |
| EPWM3A | 0 | PWM Module 3 - Output A | N4 |
| EPWM3SYNCO | 0 | | P6 |
| GPIO_0 | Ю | General-purpose I/O | H13 |
| GPIO_1 | Ю | General-purpose I/O | J13 |
| GPIO_2 | Ю | General-purpose I/O | K13 |
| GPIO_3 | Ю | General-purpose I/O | E13 |
| GPIO_4 | IO | General-purpose I/O | H14 |
| GPIO_5 | Ю | General-purpose I/O | F14 |
| GPIO_6 | Ю | General-purpose I/O | P11 |
| GPIO_7 | Ю | General-purpose I/O | R12 |
| GPIO_8 | Ю | General-purpose I/O | R13 |
| GPIO_9 | Ю | General-purpose I/O | N12 |
| GPIO_10 | Ю | General-purpose I/O | R14 |
| GPIO_11 | Ю | General-purpose I/O | P12 |
| GPIO_12 | Ю | General-purpose I/O | P13 |
| GPIO_13 | Ю | General-purpose I/O | H13 |
| GPIO_14 | Ю | General-purpose I/O | N5 |
| GPIO_15 | IO | General-purpose I/O | N4 |
| GPIO_16 | 10 | General-purpose I/O | J13 |
| GPIO_17 | 10 | General-purpose I/O | P10 |
| GPIO_18 | 10 | General-purpose I/O | N10 |
| _ | 1 | | i - |



Table 4-3. Signal Descriptions - Digital (continued)

| PIN TYPE | DESCRIPTION | BALL NO. |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|
| Ю | General-purpose I/O | D13 |
| IO | | E14 |
| IO | | F13 |
| IO | | G14 |
| | | R11 |
| | | N13 |
| | | N8 |
| _ | | K13 |
| _ | | P9 |
| | | P4 |
| | | G13 |
| | | E15 |
| _ | | R4 |
| _ | | P5 |
| | | |
| | | R5 |
| | | P6 |
| _ | | R7 |
| _ | | P7 |
| | | R8 |
| | | P8 |
| | | N15 |
| Ю | I2C Clock | G14, N4 |
| Ю | I2C Data | F13, N5 |
| 0 | Differential data Out – Lane 0 | J14 |
| 0 | Dinordinal data out Earlo o | J15 |
| 0 | Differential data Out – Lane 1 | K14 |
| 0 | Dinordinal data out Earlo 1 | K15 |
| 0 | Differential clock Out | L14 |
| 0 | Differential clock Out | L15 |
| 0 | Differential Frame Clock | M14 |
| 0 | Dillerential Flame Clock | M15 |
| 0 | Programmable clock given out to external MCU or the processor | N8 |
| I | Master Subsystem - UART A Receive | F14, N4, R11 |
| 0 | Master Subsystem - UART A Transmit | H14, N13, N5, R4 |
| Ю | Master Subsystem - UART B Receive | N4, P4 |
| 0 | Master Subsystem - UART B Transmit | F14, H14, K13, N13, N5, P10, P7 |
| 1 | Debug Interface (Hardware In Loop) Enable - Active Low Signal | N13, N5 |
| 1 | Failsafe input to the device. Nerror output from any other device can be concentrated in the error signaling monitor module inside the device and appropriate action can be taken by Firmware | N7 |
| 0 | Open drain fail safe output signal. Connected to PMIC/Processor/MCU to indicate that some severe criticality fault has happened. Recovery would be through reset. | N6 |
| 0 | Output Clock from AWR1843 device for PMIC | H13, K13, P9 |
| Ю | QSPI Data Line #0 (Used with Serial Data Flash) | R13 |
| Ю | QSPI Data Line #1 (Used with Serial Data Flash) | N12 |
| I | QSPI Data Line #2 (Used with Serial Data Flash) | R14 |
| IO | QSPI Data Line #3 (Used with Serial Data Flash) | P12 |
| | IO | IO General-purpose I/O |

Table 4-3. Signal Descriptions - Digital (continued)

| | Table 4-3. Signal Descriptions - Digital (continued) | | | | | | |
|---------------|------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|--|--|--|--|
| SIGNAL NAME | PIN TYPE | DESCRIPTION | BALL NO. | | | | |
| QSPI_CLK | Ю | QSPI Clock (Used with Serial Data Flash) | R12 | | | | |
| QSPI_CLK_EXT | I | QSPI Clock (Used with Serial Data Flash) | H14 | | | | |
| QSPI_CS_N | Ю | QSPI Chip Select (Used with Serial Data Flash) | P11 | | | | |
| RS232_RX | I | Debug UART (Operates as Bus Master) - Receive Signal | N4 | | | | |
| RS232_TX | 0 | Debug UART (Operates as Bus Master) - Transmit Signal | N5 | | | | |
| SOP[0] | 1 | Sense On Power - Line#0 | N13 | | | | |
| SOP[1] | I | Sense On Power - Line#1 | G13 | | | | |
| SOP[2] | 1 | Sense On Power - Line#2 | P9 | | | | |
| SPIA_CLK | Ю | SPI Channel A - Clock | E13 | | | | |
| SPIA_CS_N | Ю | SPI Channel A - Chip Select | E15 | | | | |
| SPIA_MISO | Ю | SPI Channel A - Master In Slave Out | E14 | | | | |
| SPIA_MOSI | Ю | SPI Channel A - Master Out Slave In | D13 | | | | |
| SPIB_CLK | Ю | SPI Channel B - Clock | F14, R12 | | | | |
| SPIB_CS_N | Ю | SPI Channel B Chip Select (Instance ID 0) | H14, P11 | | | | |
| SPIB_CS_N_1 | Ю | SPI Channel B Chip Select (Instance ID 1) | G13, J13, P13 | | | | |
| SPIB_CS_N_2 | Ю | SPI Channel B Chip Select (Instance ID 2) | G13, J13, N12 | | | | |
| SPIB_MISO | Ю | SPI Channel B - Master In Slave Out | G14, R13 | | | | |
| SPIB_MOSI | Ю | SPI Channel B - Master Out Slave In | F13, N12 | | | | |
| SPI_HOST_INTR | 0 | Out of Band Interrupt to an external host communicating over SPI | P13 | | | | |
| SYNC_IN | 1 | Low frequency Synchronization signal input | P4 | | | | |
| SYNC_OUT | 0 | Low Frequency Synchronization Signal output | G13, J13, K13, P4 | | | | |
| TCK | I | JTAG Test Clock | P10 | | | | |
| TDI | I | JTAG Test Data Input | R11 | | | | |
| TDO | 0 | JTAG Test Data Output | N13 | | | | |
| TMS | 1 | JTAG Test Mode Signal | N10 | | | | |
| TRACE_CLK | 0 | Debug Trace Output - Clock | N15 | | | | |
| TRACE_CTL | 0 | Debug Trace Output - Control | N14 | | | | |
| TRACE_DATA_0 | 0 | Debug Trace Output - Data Line | R4 | | | | |
| TRACE_DATA_1 | 0 | Debug Trace Output - Data Line | P5 | | | | |
| TRACE_DATA_2 | 0 | Debug Trace Output - Data Line | R5 | | | | |
| TRACE_DATA_3 | 0 | Debug Trace Output - Data Line | P6 | | | | |
| TRACE_DATA_4 | 0 | Debug Trace Output - Data Line | R7 | | | | |
| TRACE_DATA_5 | 0 | Debug Trace Output - Data Line | P7 | | | | |
| TRACE_DATA_6 | 0 | Debug Trace Output - Data Line | R8 | | | | |
| TRACE_DATA_7 | 0 | Debug Trace Output - Data Line | P8 | | | | |
| WARM_RESET | Ю | Open drain fail safe warm reset signal. Can be driven from PMIC for diagnostic or can be used as status signal that the device is going through reset. | N9 | | | | |

Table 4-4. Signal Descriptions - Analog

| INTERFACE | SIGNAL NAME | PIN TYPE | DESCRIPTION | BALL NO. |
|--------------|-------------|-------------|-------------------------------|----------|
| Transmitters | TX1 | 0 | Single ended transmitter1 o/p | B4 |
| | TX2 | 0 | Single ended transmitter2 o/p | B6 |
| | TX3 | 0 | Single ended transmitter3 o/p | B8 |



Table 4-4. Signal Descriptions - Analog (continued)

| INTERFACE | SIGNAL NAME | PIN TYPE | DESCRIPTION | BALL NO. |
|----------------------------|--------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | RX1 | 1 | Single ended receiver1 i/p | M2 |
| Receivers | RX2 | I | Single ended receiver2 i/p | K2 |
| Receivers | RX3 | I | Single ended receiver3 i/p | H2 |
| | RX4 | I | Single ended receiver4 i/p | F2 |
| Reset | NRESET | I | Power on reset for chip. Active low | R3 |
| Reference Oscillator | CLKP | ı | In XTAL mode: Differential port for reference crystal In External clock mode: Single ended input reference clock port | B15 |
| Oscillatoi | CLKM | 1 | In XTAL mode: Differential port for reference crystal In External clock mode: Connect this port to ground | C15 |
| Reference clock | OSC_CLKOUT | 0 | Reference clock output from clocking sub system after cleanup PLL (1.4V output voltage swing). | A14 |
| Bandgap voltage | VBGAP | 0 | Device's Band Gap Reference Output | B10 |
| | VDDIN | Power | 1.2V digital power supply | H15, N11, P15, R6 |
| | VIN_SRAM | Power | 1.2V power rail for internal SRAM | G15 |
| | VNWA | Power | 1.2V power rail for SRAM array back bias | P14 |
| Power supply | VIOIN | Power | I/O Supply (3.3V or 1.8V): All CMOS I/Os would operate on this supply | R10, F15 |
| | VIOIN_18 | Power | 1.8V supply for CMOS IO | R9 |
| | VIN_18CLK | Power | 1.8V supply for clock module | B11 |
| | VIOIN_18DIFF | Power | 1.8V supply for LVDS port | D15 |
| | VPP | Power | Voltage supply for fuse chain | L13 |
| | VIN_13RF1 | Power | 1.3V Analog and RF supply,VIN_13RF1 and VIN_13RF2 could be shorted on the board | G5, H5, J5 |
| | VIN_13RF2 | Power | 1.3V Analog and RF supply | C2,D2 |
| | VIN_18BB | Power | 1.8V Analog base band power supply | K5, F5 |
| | VIN_18VCO | Power | 1.8V RF VCO supply | B12 |
| Power supply | VSS | Ground | Digital ground | L5, L6, L8, L10, K7, K8, K9, K10, K11, J6, J7, J8, J10, H7, H9, H11, G6, G7, G8, G10, F9, F11, E5, E6, E8, E10, E11, R15 |
| | VSSA | Ground | Analog ground | A1, A3, A5, A7, A15, B1, B3, B5, B7, C1, C3, C4, C5, C6, C7, E1, E2, E3, F3, G1, G2, G3, H3, J1, J2, J3, K3, L1, L2, L3, M3, N1, N2, N3, R1, A13, C8,A9, B9, C9, B14, C14 |
| | VOUT_14APLL | 0 | Internal LDO output | A10 |
| | VOUT_14SYNTH | 0 | Internal LDO output | B13 |
| Internal LDO output/inputs | VOUT_PA | Ю | When internal PA LDO is used this pin provides the output voltage of the LDO. When the internal PA LDO is bypassed and disabled 1V supply should be fed on this pin. This is mandatory in 3TX simultaneous use case. | A2, B2 |



| INTERFACE | SIGNAL NAME | PIN TYPE | DESCRIPTION | BALL NO. |
|---------------------------------|---------------------|-------------|------------------------------|----------|
| Test and Debug | Analog Test1 / ADC1 | Ю | ADC Channel 1 ⁽¹⁾ | P1 |
| output for pre- | Analog Test2 / ADC2 | Ю | ADC Channel 2 ⁽¹⁾ | P2 |
| production phase. | Analog Test3 / ADC3 | Ю | ADC Channel 3 ⁽¹⁾ | P3 |
| Can be pinned out on production | Analog Test4 / ADC4 | Ю | ADC Channel 4 ⁽¹⁾ | R2 |
| hardware for field debug | ANAMUX / ADC5 | Ю | ADC Channel 5 ⁽¹⁾ | C13 |
| | VSENSE / ADC6 | Ю | ADC Channel 6 ⁽¹⁾ | D14 |

⁽¹⁾ For details, see Section 6.4.1.

5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

| | PARAMETERS | MIN | MAX | UNIT |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------------------------|------|
| VDDIN | 1.2 V digital power supply | -0.5 | 1.4 | V |
| VIN SRAM | 1.2 V power rail for internal SRAM | -0.5 | 1.4 | V |
| VNWA | 1.2 V power rail for SRAM array back bias | -0.5 | 1.4 | V |
| VIOIN | I/O supply (3.3 V or 1.8 V): All CMOS I/Os would operate on this supply. | -0.5 | 3.8 | V |
| VIOIN_18 | 1.8 V supply for CMOS IO | -0.5 | 2 | V |
| VIN_18CLK | 1.8 V supply for clock module | -0.5 | 2 | V |
| VIOIN_18DIFF | 1.8 V supply for LVDS port | -0.5 | 2 | V |
| VIN_13RF1 VIN_13RF2 | 1.3 V Analog and RF supply, VIN_13RF1 and VIN_13RF2 could be shorted on the board. | -0.5 | 1.45 | V |
| VIN_13RF1 VIN_13RF2 | 1-V Internal LDO bypass mode. Device supports mode where external Power Management block can supply 1 V on VIN_13RF1 and VIN_13RF2 rails. In this configuration, the internal LDO of the device would be kept bypassed. | -0.5 | 1.4 | V |
| VIN_18BB | 1.8-V Analog baseband power supply | -0.5 | 2 | V |
| VIN_18VCO supply | 1.8-V RF VCO supply | -0.5 | 2 | V |
| | Dual-voltage LVCMOS inputs, 3.3 V or 1.8 V (Steady State) | -0.3V | VIOIN + 0.3 | |
| Input and output voltage range | Dual-voltage LVCMOS inputs, operated at 3.3 V/1.8 V (Transient Overshoot/Undershoot) or external oscillator input | | OIN + 20% up to of signal period | V |
| CLKP, CLKM | Input ports for reference crystal | -0.5 | 2 | V |
| Clamp current | Input or Output Voltages 0.3 V above or below their respective power rails. Limit clamp current that flows through the internal diode protection cells of the I/O. | -20 | 20 | mA |
| T _J | Operating junction temperature range | -40 | 125 | °C |
| T _{STG} | Storage temperature range after soldered onto PC board | -55 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------------------------------|---------------------------------------------------------|-------|-------|------|
| V _(ECD) Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ | ±2000 | V | |
| | Charged-device model (CDM), per AEC Q100-011 (2) | ±500 | V | |

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

⁽²⁾ All voltage values are with respect to V_{SS}, unless otherwise noted.

⁽²⁾ Corner pins are rated as ±750 V



Power-On Hours (POH)(1) 5.3

| JUNCTION TEMPERATURE (T _j) | OPERATING CONDITION | NOMINAL CVDD VOLTAGE (V) | POWER-ON HOURS [POH] (HOURS) |
|----------------------------------------|---------------------|--------------------------|------------------------------|
| -40°C | | | 600 (6%) |
| 75°C | 1000/ duty ovolo | 4.2 | 2000 (20%) |
| 95°C | 100% duty cycle | 1.2 | 6500 (65%) |
| 125°C | | | 900 (9%) |

⁽¹⁾ This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.

Recommended Operating Conditions

| | | MIN | NOM | MAX | UNIT |
|--------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|--------------|------------|--------------|------|
| VDDIN | 1.2 V digital power supply | 1.14 | 1.2 | 1.32 | V |
| VIN_SRAM | 1.2 V power rail for internal SRAM | 1.14 | 1.2 | 1.32 | V |
| VNWA | 1.2 V power rail for SRAM array back bias | 1.14 | 1.2 | 1.32 | V |
| VIOIN | I/O supply (3.3 V or 1.8 V): All CMOS I/Os would operate on this supply. | 3.15 1.71 | 3.3 1.8 | 3.45 1.89 | V |
| VIOIN_18 | 1.8 V supply for CMOS IO | 1.71 | 1.8 | 1.9 | V |
| VIN_18CLK | 1.8 V supply for clock module | 1.71 | 1.8 | 1.9 | V |
| VIOIN_18DIFF | 1.8 V supply for LVDS port | 1.71 | 1.8 | 1.9 | V |
| VIN_13RF1 VIN_13RF2 | 1.3 V Analog and RF supply. VIN_13RF1 and VIN_13RF2 could be shorted on the board | 1.23 | 1.3 | 1.36 | V |
| VIN_13RF1 (1-V Internal LDO bypass mode) VIN_13RF2 (1-V Internal LDO bypass mode) | | 0.95 | 1 | 1.05 | V |
| VIN18BB | 1.8-V Analog baseband power supply | 1.71 | 1.8 | 1.9 | V |
| VIN_18VCO | 1.8V RF VCO supply | 1.71 | 1.8 | 1.9 | V |
| \/ | Voltage Input High (1.8 V mode) | 1.17 | | | V |
| VIH | Voltage Input High (3.3 V mode) | 2.25 | | | V |
| \/ | Voltage Input Low (1.8 V mode) | | | 0.3*VIOIN | V |
| VIL | Voltage Input Low (3.3 V mode) | | | 0.62 | V |
| V _{OH} | High-level output threshold (I _{OH} = 6 mA) | VIOIN – 450 | | | mV |
| V _{OL} | Low-level output threshold (I _{OL} = 6 mA) | | | 450 | mV |
| | V _{IL} (1.8V Mode) | | | 0.2 | |
| VIN18BB VIN_18VCO V _{IH} V _{IL} V _{OH} V _{OL} NRESET | V _{IH} (1.8V Mode) | 0.96 | | | V |
| SOP[2:0] | V _{IL} (3.3V Mode) | | | 0.3 | V |
| | V _{IH} (3.3V Mode) | 1.57 | | | |

5.5 **Power Supply Specifications**

Table 5-1 describes the four rails from an external power supply block of the AWR1843 device.

Table 5-1. Power Supply Rails Characteristics

| | SUPPLY | DEVICE BLOCKS POWERED FROM THE SUPPLY | RELEVANT IOS IN THE DEVICE |
|---|--------|-------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|
| , | 1.8 V | Synthesizer and APLL VCOs, crystal oscillator, IF Amplifier stages, ADC, LVDS | Input: VIN_18VCO, VIN18CLK, VIN_18BB, VIOIN_18DIFF, VIOIN_18IO LDO Output: VOUT_14SYNTH, VOUT_14APLL |



Table 5-1. Power Supply Rails Characteristics (continued)

| SUPPLY | DEVICE BLOCKS POWERED FROM THE SUPPLY | RELEVANT IOS IN THE DEVICE |
|------------------------------------------------|------------------------------------------------------------------|----------------------------------------------------|
| 1.3 V (or 1 V in internal LDO bypass mode) (1) | Power Amplifier, Low Noise Amplifier, Mixers and LO Distribution | Input: VIN_13RF2, VIN_13RF1 LDO Output: VOUT_PA |
| 3.3 V (or 1.8 V for 1.8 V I/O mode) | Digital I/Os | Input VIOIN |
| 1.2 V | Core Digital and SRAMs | Input: VDDIN, VIN_SRAM |

Three simultaneous transmitter operation is supported only in 1-V LDO bypass and PA LDO disable mode. In this mode 1V supply needs to be fed on the VOUT PA pin.

Table 5-2. Ripple Specifications

| | RF RAII | VCO/IF RAIL | |
|-----------------|-----------------------------------------------------|----------------------------|----------------------------|
| FREQUENCY (kHz) | 1.0 V (INTERNAL LDO BYPASS) (µV _{RMS}) | 1.3 V (μV _{RMS}) | 1.8 V (μV _{RMS}) |
| 137.5 | 7 | 648 | 83 |
| 275 | 5 | 76 | 21 |
| 550 | 3 | 22 | 11 |
| 1100 | 2 | 4 | 6 |
| 2200 | 11 | 82 | 13 |
| 4400 | 13 | 93 | 19 |
| 6600 | 22 | 117 | 29 |

5.6 **Power Consumption Summary**

Table 5-3 and summarize the power consumption at the power terminals.

Table 5-3. Maximum Current Ratings at Power Terminals

| PARAMETER | SUPPLY NAME | DESCRIPTION | MIN | TYP | MAX | UNIT |
|---------------------|--------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|-----|-----|------|------|
| | VDDIN, VIN_SRAM, VNWA | Total current drawn by all nodes driven by 1.2V rail | | | 1000 | |
| Current consumption | VIN_13RF1, VIN_13RF2 | Total current drawn by all nodes driven by 1.3V or 1.0V rail (2TX, 4 RX simultaneously) ⁽¹⁾ | | | 2000 | mA |
| | VIOIN_18, VIN_18CLK, VIOIN_18DIFF, VIN_18BB, VIN_18VCO | Total current drawn by all nodes driven by 1.8V rail | | | 850 | |
| | VIOIN | Total current drawn by all nodes driven by 3.3V rail | | | 50 | |

³ Transmitters can simultaneously be deployed only in AWR1243P and AWR1843 devices with 1V / LDO bypass and PA LDO disable mode. In this mode 1V supply needs to be fed on the VOUT PA pin. In this case the peak 1V supply current goes up to 2500 mA.



Table 5-4. Average Power Consumption at Power Terminals

| PARAMETER | | CONDITION | ١ | DESCRIPTION | MIN | TYP | MAX | UNIT |
|---------------|------------------------------|----------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|-----|------|-----|------|
| | | | 1TX, 4RX | Use Case: Low power mode, | | 1.3 | | |
| | 1.0-V internal LDO bypass | 25% Duty Cycle 2TX, 4RX 12 internal cv | | 3.2 MSps complex transceiver, 25-ms frame time, 128 chirps, 128 samples/chirp, 8-µs interchirp time (25% duty cycle), DSP active | | 1.38 | | |
| | mode | | 1TX, 4RX | Use Case: Low power mode, | | 1.77 | | ļ |
| Average power | | 50% Duty Cycle | 2TX, 4RX | 3.2 MSps complex transceiver, 25-ms frame time, 256 chirps, 128 samples/chirp, 8-µs interchirp time (50% duty cycle), DSP active | | 1.92 | | 10/ |
| consumption | | | 1TX, 4RX | Use Case: Low power mode, | | 1.4 | | W |
| consumption | 1.3-V internal | 25% Duty Cycle | 2TX, 4RX | 3.2 MSps complex transceiver, 25-ms frame time, 128 chirps, 128 samples/chirp, 8-µs interchirp time (25% duty cycle), DSP active | | 1.48 | | |
| | LDO enabled mode | | 1TX, 4RX | Use Case: Low power mode, | | 1.94 | | |
| | 50% Duty Cycle | , | 3.2 MSps complex transceiver, 25-ms frame time, 256 chirps, 128 samples/chirp, 8-µs interchirp time (50% duty cycle), DSP active | | | 2.14 | | |



5.7 RF Specification

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | | MIN | TYP | MAX | UNIT |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------------------------------------------------------------------------------|---------|
| | Notes Course (1) | 76 to 77 GHz | | 14 | | 10 |
| | Noise figure(1) | 77 to 81 GHz | 15 | 15 | | dB |
| | 1-dB compression point (Out Of Band | / Specified at 10 kHz) ⁽²⁾ | | -8 | | dBm |
| | Maximum gain | | | 48 | | dB |
| | Noise figure (1) To 81 GHz 1-dB compression point (Out Of Band / Specified at 10 kHz) (2) Maximum gain Gain range Gain step size Image Rejection Ratio (IMRR) IF bandwidth (3) A2D sampling rate (real) A2D sampling rate (complex 1x) A2D resolution Return loss (S11) Gain mismatch variation (over temperature) Phase mismatch variation (over temperature) In-band IIP2 RX gain = 30dB IF = 1.5, 2 MHz -12 dBFS RX gain = 24dB IF = 10 kHz at - 1.9 MHz at -30 d Idle Channel Spurs Output power Amplitude noise Frequency range Ramp rate | | | 24 | | dB |
| | Gain step size | T6 to 77 GHz | 2 | | dB | |
| | Image Rejection Ratio (IMRR) | | 76 to 77 GHz 77 to 81 GHz 15 fied at 10 kHz) (2) -8 48 24 2 30 11 2: 12: -10 ±0.5 ±3 RX gain = 30dB IF = 1.5, 2 MHz at -12 dBFS RX gain = 24dB IF = 10 kHz at -10dBm, 1.9 MHz at -30 dBm -90 12 -145 76 8 100 76 to 77 GHz 15 -8 48 24 24 25 30 21 22 30 12 -145 76 8 100 76 to 77 GHz -95 | | dB | |
| | IF bandwidth ⁽³⁾ | | | | 10 | MHz |
| | A2D sampling rate (real) | | | | 14 15 -8 48 24 2 30 10 25 12.5 12 <-10 ±0.5 ±3 20 35 -90 12 -145 d 81 100 M -95 | Msps |
| Peceiver | A2D sampling rate (complex 1x) | | | | | Msps |
| INCOCIVE | A2D resolution | | | 12 | | Bits |
| | Return loss (S11) | | | <-10 | | dB |
| | Gain mismatch variation (over tempera | ature) | | ±0.5 | | dB |
| | Phase mismatch variation (over tempe | | ±3 | | 0 | |
| | In-band IIP2 | IF = 1.5, 2 MHz at | | 20 | | dBm |
| | Out-of-band IIP2 | IF = 10 kHz at - 10 dBm, | | 35 | 25 12.5 25 12.5 6 81 100 M | dBm |
| | Idle Channel Spurs | | | -90 | | dBFS |
| T | Output power | | | 12 | | dBm |
| ransmitter | Amplitude noise | | | -145 | (| dBc/Hz |
| | Frequency range | | 76 | | 81 | GHz |
| Clock | Ramp rate | | | | 100 | MHz/µs |
| subsystem | Phono poinc at 1 MHz affect | 76 to 77 GHz | | -95 | | dDa/Lla |
| | Friase noise at 1-winz onset | 77 to 81 GHz | | -93 | | dBc/Hz |

(1) Specification is quoted for complex 1x mode.

(2) 1-dB Compression Point (Out Of Band) is measured by feed a Continuous wave Tone below the lowest HPF cut-off frequency (50 kHz).

(3) The analog IF stages include high-pass filtering, with two independently configurable first-order high-pass corner frequencies. The set of available HPF corners is summarized as follows:

Available HPF Corner Frequencies (kHz)

HPF1

HPF2

175, 235, 350, 700

350, 700, 1400, 2800

The filtering performed by the digital baseband chain is targeted to provide:

- Less than ±0.5 dB pass-band ripple/droop, and
- Better than 60 dB anti-aliasing attenuation for any frequency that can alias back into the pass-band.

5.8 CPU Specifications

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | MIN | TYP | MAX | TINU |
|-------------------------|--------------------------------------|-----|-----|-----------------------------------------|------|
| DSP | Clock Speed | | 600 | 0 2 2 2 6 0 2 | MHz |
| Subsystem | L1 Code Memory | | 32 | | KB |
| (C674 | L1 Data Memory | | 32 | | KB |
| Family) | L2 Memory | | 256 | 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 | KB |
| Master | Clock Speed | | 200 | | MHz |
| Controller Subsystem | Tightly Coupled Memory - A (Program) | | 512 | MAX | KB |
| (R4F Family) | Tightly Coupled Memory - B (Data) | | 192 | | KB |



CPU Specifications (continued)

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | | | MAX | UNIT |
|------------------|------------------|--|------|-----|------|
| Shared Memory | Shared L3 Memory | | 1024 | | KB |

5.9 Thermal Resistance Characteristics for FCBGA Package [ABL0161]⁽¹⁾


| THERMAL N | HERMAL METRICS ⁽²⁾ | | |
|-------------------|-------------------------------|--------------------|--|
| $R\Theta_{JC}$ | Junction-to-case | 4.92 | |
| $R\Theta_{JB}$ | Junction-to-board | 6.57 | |
| $R\Theta_{JA}$ | Junction-to-free air | 22.3 | |
| $R\Theta_{JMA}$ | Junction-to-moving air | N/A ⁽¹⁾ | |
| Psi _{JT} | Junction-to-package top | 4.92 | |
| Psi _{JB} | Junction-to-board | 6.4 | |

- (1) N/A = not applicable
- (2) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
- (3) °C/W = degrees Celsius per watt.
- (4) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [RΘ_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:
 - JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
 - JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
 - A junction temperature of 125°C is assumed.

5.10 Timing and Switching Characteristics

5.10.1 Power Supply Sequencing and Reset Timing

The AWR1843 device expects all external voltage rails and SOP lines to be stable before reset is deasserted. Figure 5-1 describes the device wake-up sequence.



(1) MCU_CLK_OUT in autonomous mode, where AWR1843 application is booted from the serial flash, MCU_CLK_OUT is not enabled by default by the device bootloader.

Figure 5-1. Device Wake-up Sequence



www.ti.com SWRS222 – DECEMBER 2018

5.10.2 Input Clocks and Oscillators

5.10.2.1 Clock Specifications

The AWR1843 requires external clock source (that is, a 40-MHz crystal) for initial boot and as a reference for an internal APLL hosted in the device. An external crystal is connected to the device pins. Figure 5-2 shows the crystal implementation.




Figure 5-2. Crystal Implementation

NOTE

The load capacitors, C_{f1} and C_{f2} in Figure 5-2, should be chosen such that Equation 1 is satisfied. C_L in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator CLKP and CLKM pins.

$$C_{L} = C_{f1} \times \frac{C_{f2}}{C_{f1} + C_{f2}} + C_{P}$$
(1)

Table 5-5 lists the electrical characteristics of the clock crystal.

Table 5-5. Crystal Electrical Characteristics (Oscillator Mode)

| NAME | DESCRIPTION | MIN | TYP | MAX | UNIT |
|---------------------|-----------------------------------------|------|-----|-----|------|
| f_P | Parallel resonance crystal frequency | | 40 | | MHz |
| C_L | Crystal load capacitance | 5 | 8 | 12 | pF |
| ESR | Crystal ESR | | | 50 | Ω |
| Temperature range | Expected temperature range of operation | -40 | | 150 | °C |
| Frequency tolerance | Crystal frequency tolerance (1)(2) | -200 | | 200 | ppm |
| Drive level | | | 50 | 200 | μW |

- (1) The crystal manufacturer's specification must satisfy this requirement.
- (2) Includes initial tolerance of the crystal, drift over temperature, aging and frequency pulling due to incorrect load capacitance.

Table 5-6. External Clock Mode Specifications

| DADAM | PARAMETER | | SPECIFICATION | | | |
|-------------------------------------------------------|------------------------|-----|---------------|------|-------------------|--|
| PARAM | | | TYP | MAX | UNIT | |
| | Frequency | | 40 | | MHz | |
| | AC-Amplitude | 700 | | 1200 | adc patmV (pp) | |
| Input Clock: | Phase Noise at 1 kHz | | | -132 | dBc/Hz | |
| External AC-coupled sine wave or DC- | Phase Noise at 10 kHz | | | -143 | dBc/Hz | |
| coupled square wave Phase Noise referred to 40 MHz | Phase Noise at 100 kHz | | | -152 | dBc/Hz | |
| | Phase Noise at 1 MHz | | | -153 | dBc/Hz | |
| | Duty Cycle | 35 | | 65 | % | |
| | Freq Tolerance | -50 | | 50 | ppm | |



5.10.3 Multibuffered / Standard Serial Peripheral Interface (MibSPI)

5.10.3.1 Peripheral Description

The MibSPI/SPI is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (2 to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The MibSPI/SPI is normally used for communication between the microcontroller and external peripherals or another microcontroller.

Standard and MibSPI modules have the following features:

- 16-bit shift register
- Receive buffer register
- 8-bit baud clock generator
- SPICLK can be internally-generated (master mode) or received from an external clock source (slave mode)
- Each word transferred can have a unique format.
- SPI I/Os not used in the communication can be used as digital input/output signals

5.10.3.2 MibSPI Transmit and Receive RAM Organization

The Multibuffer RAM is comprised of 256 buffers. Each entry in the Multibuffer RAM consists of 4 parts: a 16-bit transmit field, a 16-bit receive field, a 16-bit control field and a 16-bit status field. The Multibuffer RAM can be partitioned into multiple transfer group with variable number of buffers each.

Table 5-8 to assume the operating conditions stated in Table 5-7.

Table 5-7. SPI Timing Conditions

| | | MIN | TYP MAX | UNIT |
|-------------------|-------------------------|-----|---------|------|
| Input Cond | litions | | | |
| t_R | Input rise time | 1 | 3 | ns |
| t _F | Input fall time | 1 | 3 | ns |
| Output Conditions | | | | |
| C _{LOAD} | Output load capacitance | 2 | 15 | pF |

Table 5-8. SPI Master Mode Switching Parameters (CLOCK PHASE = 0, SPICLK = output, SPISIMO = output, and SPISOMI = input) $^{(1)(2)(3)}$

| NO. | | PARAMETER | | | | UNIT | | |
|------------------|-----------------------------|--------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|---------------------------------------------------------------------------------------|----------------------------------|----------------------------------|----|
| 1 | t _{c(SPC)M} | Cycle time, SPICLK (4) | | 25 | 256 _{tc(VCLK)} | ns | | |
| 2(4) | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 0 | 0) | $0.5t_{c(SPC)M} - 4$ | $0.5t_{c(SPC)M} + 4$ | ns | | |
| 2 (/ | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 1 | CLK high (clock polarity = 0) CLK low (clock polarity = 1) CLK low (clock polarity = 0) CLK low (clock polarity = 0) CLK high (clock polarity = 1) O valid before SPICLK low, (clock polarity = 0) O valid before SPICLK high, (clock polarity = 1) O data valid after SPICLK low, (clock polarity = 0) O data valid after SPICLK high, (clock polarity = 1) O cata valid after SPICLK high, (clock polarity = 1) O cata valid after SPICLK high, (clock polarity = 1) O cata valid after SPICLK high CSHOLD = 0 CSHOLD = 1 CSHOLD = 1 Iow until SPICLK low In the control of th | $0.5t_{c(SPC)M} - 4$ | $0.5t_{c(SPC)M} + 4$ | 115 | | |
| 3 ⁽⁴⁾ | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 0 |) | $0.5t_{c(SPC)M} - 4$ | $0.5t_{c(SPC)M} + 4$ | ns | | |
| 3\'/ | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 1 | 1) | $0.5t_{c(SPC)M} - 4$ | $0.5t_{c(SPC)M} + 4$ | 115 | | |
| 4 (4) | t _{d(SPCH-SIMO)M} | Delay time, SPISIMO valid before SPICLK low | , (clock polarity = 0) | $0.5t_{c(SPC)M} - 3$ | | ns | | |
| 4\ | t _{d(SPCL-SIMO)M} | Delay time, SPISIMO valid before SPICLK high | n, (clock polarity = 1) | $0.5t_{c(SPC)M} - 3$ | | 115 | | |
| 5 ⁽⁴⁾ | t _{v(SPCL-SIMO)M} | Valid time, SPISIMO data valid after SPICLK lo | ow, (clock polarity = 0) | $0.5t_{c(SPC)M} - 10.5$ | | ns | | |
| 3.7 | t _{v(SPCH-SIMO)M} | Valid time, SPISIMO data valid after SPICLK h | igh, (clock polarity = 1) | $0.5t_{c(SPC)M} - 10.5$ | | 115 | | |
| | | Setup time CS active until SPICLK high | CSHOLD = 0 | (C2TDELAY+2)*t _{c(VCLK)} – 7.5 | | | | |
| 6 ⁽⁵⁾ | t _{C2TDELAY} | (clock polarity = 0) | CSHOLD = 1 | (C2TDELAY +3) * t _{c(VCLK)} - 7.5 | $(C2TDELAY+3) * t_{c(VCLK)} + 7$ | | | |
| 6(0) | | ¹ C2TDELAY | | Setup time CS active until SPICLK low | CSHOLD = 0 | (C2TDELAY+2)*t _{c(VCLK} | $(C2TDELAY+2) * t_{c(VCLK)} + 7$ | ns |
| | | (clock polarity = 1) | CSHOLD = 1 | (C2TDELAY +3) * t _{c(VCLK)} - 7.5 | $\begin{array}{c} \text{(C2TDELAY+3) *} \\ \text{t}_{\text{c(VCLK)}} + 7 \end{array}$ | | | |
| 7 ⁽⁵⁾ | | Hold time, SPICLK low until CS inactive (clock | polarity = 0) | $0.5^*t_{c(SPC)M} + (T2CDELAY + 1) \\ *t_{c(VCLK)} - 7$ | $0.5^*t_{c(SPC)M} + (T2CDELAY + 1) * t_{c(VCLK)} + 7.5$ | | | |
| 7(-) | ^T T2CDELAY | Hold time, SPICLK high until CS inactive (clock polarity = 1) | | 0.5*t _{c(SPC)M} + (T2CDELAY + 1) *t _{c(VCLK)} - 7 | $0.5^*t_{c(SPC)M} + (T2CDELAY + 1) * t_{c(VCLK)} + 7.5$ | ns | | |
| 8 ⁽⁴⁾ | t _{su(SOMI-SPCL)M} | Setup time, SPISOMI before SPICLK low (clock polarity = 0) | | 5 | | no | | |
| 0\'/ | t _{su(SOMI-SPCH)M} | Setup time, SPISOMI before SPICLK high (clock polarity = 1) | | 5 | | ns | | |
| 9(4) | t _{h(SPCL-SOMI)M} | Hold time, SPISOMI data valid after SPICLK lo (clock polarity = 0) | ow | 3 | | nc | | |
| 3., | t _{h(SPCH-SOMI)M} | Hold time, SPISOMI data valid after SPICLK high | | 3 | | ns | | |

⁽¹⁾ The MASTER bit (SPIGCRx.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is cleared (where x= 0 or 1).

Copyright © 2018, Texas Instruments Incorporated

t_{c(MSS_VCLK)} = master subsystem clock time = 1 / f_(MSS_VCLK). For more details, see the Technical Reference Manual.

When the SPI is in Master mode, the following must be true: For PS values from 1 to 255: $t_{c(SPC)M} \ge (PS + 1)t_{c(MSS \ VCLK)} \ge 25$ ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: $t_{c(SPC)M} = 2t_{c(MSS-VCLK)} \ge 25$ ns.

⁽⁴⁾ The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

⁽⁵⁾ C2TDELAY and T2CDELAY is programmed in the SPIDELAY register






Figure 5-3. SPI Master Mode External Timing (CLOCK PHASE = 0)




Figure 5-4. SPI Master Mode Chip Select Timing (CLOCK PHASE = 0)

www.ti.com

Table 5-9. SPI Master Mode Switching Parameters (CLOCK PHASE = 1, SPICLK = output, SPISIMO = output, and SPISOMI = input) $^{(1)(2)(3)}$

| NO. | | PARAMETER | | MIN | TYP MAX | UNIT | |
|------------------|------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|-----------------------------|--------------------------------------------------------------------------|-------------------------------------------------------|------|--|
| 1 | t _{c(SPC)M} | Cycle time, SPICLK ⁽⁴⁾ | | 25 | 256t _{c(VCLK)} | ns | |
| 2(4) | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 0 |) | 0.5t _{c(SPC)M} - 4 | $0.5t_{c(SPC)M} + 4$ | 20 | |
| 2(") | t _{w(SPCL)M} | Pulse duration, SPICLK low (clock polarity = 1) | | $0.5t_{c(SPC)M} - 4$ | $0.5t_{c(SPC)M} + 4$ | ns | |
| 2(4) | $3^{(4)}$ $t_{\text{w(SPCL)M}}$ | Pulse duration, SPICLK low (clock polarity = 0) | $0.5t_{c(SPC)M} - 4$ | $0.5t_{c(SPC)M} + 4$ | | | |
| 3\'/ | t _{w(SPCH)M} | Pulse duration, SPICLK high (clock polarity = 1 | 0.5t _{c(SPC)M} - 4 | $0.5t_{c(SPC)M} + 4$ | ns | | |
| 4 ⁽⁴⁾ | t _{d(SPCH-SIMO)M} | $t_{d(SPCH-SIMO)M}$ Delay time, SPISIMO valid before SPICLK low, (clock polarity = 0) | | 0.5t _{c(SPC)M} - 3 | | ns | |
| 4.7 | t _{d(SPCL-SIMO)M} | Delay time, SPISIMO valid before SPICLK high | , (clock polarity = 1) | $0.5t_{c(SPC)M} - 3$ | | 115 | |
| 5 ⁽⁴⁾ | t _{v(SPCL-SIMO)M} | Valid time, SPISIMO data valid after SPICLK lo | w, (clock polarity = 0) | $0.5t_{c(SPC)M} - 10.5$ | | ns | |
| 5.7 | t _{v(SPCH-SIMO)M} | Valid time, SPISIMO data valid after SPICLK high, (clock polarity = 1) | | $0.5t_{c(SPC)M} - 10.5$ | | 115 | |
| | [†] C2TDELAY | Setup time CS active until SPICLK high | CSHOLD = 0 | 0.5*t _{c(SPC)M} + (C2TDELAY + 2)*t _{c(VCLK)} - 7 | $0.5^*t_{c(SPC)M} + (C2TDELAY+2)^* t_{c(VCLK)} + 7.5$ | | |
| 6 ⁽⁵⁾ | | (clock polarity = 0) | CSHOLD = 1 | 0.5*t _{c(SPC)M} + (C2TDELAY + 2)*t _{c(VCLK)} - 7 | $0.5*t_{c(SPC)M} + (C2TDELAY+2) * t_{c(VCLK)} + 7.5$ | | |
| 6(0) | | Setup time CS active until SPICLK low (clock polarity = 1) | CSHOLD = 0 | 0.5*t _{c(SPC)M} + (C2TDELAY+2)*t _{c(VCLK)} - 7 | $0.5*t_{c(SPC)M} + (C2TDELAY+2) * t_{c(VCLK)} + 7.5$ | ns | |
| | | | CSHOLD = 1 | 0.5*t _{c(SPC)M} + (C2TDELAY+3)*t _{c(VCLK)} - 7 | $0.5^*t_{c(SPC)M} + (C2TDELAY+3)^* t_{c(VCLK)} + 7.5$ | | |
| 7 ⁽⁵⁾ | | Hold time, SPICLK low until CS inactive (clock polarity = 0) Hold time, SPICLK high until CS inactive (clock polarity = 1) | | (T2CDELAY + 1) *t _{c(VCLK)} - 7.5 | (T2CDELAY + 1) *t _{c(VCLK)} + 7 | | |
| | T2CDELAY | | | (T2CDELAY + 1) *t _{c(VCLK)} - 7.5 | (T2CDELAY + 1) *t _{c(VCLK)} + 7 | ns | |
| 8 ⁽⁴⁾ | t _{su(SOMI-SPCL)M} | Setup time, SPISOMI before SPICLK low (clock polarity = 0) | | 5 | | | |
| 0 ` ′ | t _{su(SOMI-SPCH)M} | Setup time, SPISOMI before SPICLK high (clock polarity = 1) | 5 | | ns | | |
| g ⁽⁴⁾ | t _{h(SPCL-SOMI)M} | Hold time, SPISOMI data valid after SPICLK locolock polarity = 0) | w | 3 | | 20 | |
| 9.7 | th(SPCH-SOMI)M Hold time, SPISOMI data valid after SPIC (clock polarity = 1) | | gh | 3 | | ns | |

⁽¹⁾ The MASTER bit (SPIGCRx.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set (where x = 0 or 1).

 $t_{c(MSS_VCLK)}$ = master subsystem clock time = 1 / $f_{(MSS_VCLK)}$. For more details, see the Technical Reference Manual.

When the SPI is in Master mode, the following must be true: For PS values from 1 to 255: $t_{c(SPC)M} \ge (PS + 1)t_{c(MSS \ VCLK)} \ge 25$ ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: $t_{c(SPC)M} = 2t_{c(MSS-VCLK)} \ge 25$ ns.

⁽⁴⁾ The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

C2TDELAY and T2CDELAY is programmed in the SPIDELAY register






Figure 5-5. SPI Master Mode External Timing (CLOCK PHASE = 1)




Figure 5-6. SPI Master Mode Chip Select Timing (CLOCK PHASE = 1)



5.10.3.3 SPI Slave Mode I/O Timings

Table 5-10. SPI Slave Mode Switching Parameters (SPICLK = input, SPISIMO = input, and SPISOMI = output) $^{(1)(2)(3)}$

| NO. | | PARAMETER | MIN | TYP | MAX | UNIT |
|-------------------------|-----------------------------|--------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| 1 | t _{c(SPC)S} | Cycle time, SPICLK ⁽⁴⁾ | 25 | | | ns |
| 2 ⁽⁵⁾ | t _{w(SPCH)S} | Pulse duration, SPICLK high (clock polarity = 0) | 10 | | | |
| 2(0) | t _{w(SPCL)S} | Pulse duration, SPICLK low (clock polarity = 1) | 10 | | | ns |
| 3 ⁽⁵⁾ | t _{w(SPCL)S} | Pulse duration, SPICLK low (clock polarity = 0) | 10 | | | |
| 3\'' | t _{w(SPCH)S} | Pulse duration, SPICLK high (clock polarity = 1) | 10 | | | ns |
| 4 ⁽⁵⁾ | t _d (SPCH-SOMI)S | Delay time, SPISOMI valid after SPICLK high (clock polarity = 0) | | | 10 | no |
| 4(-) | t _d (SPCL-SOMI)S | Delay time, SPISOMI valid after SPICLK low (clock polarity = 1) | | | 10 | ns |
| 5 ⁽⁵⁾ | th(SPCH-SOMI)S | Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0) | 2 | | | |
| 5.07 | t _{h(SPCL-SOMI)S} | Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1) | 2 | | | ns |
| 4 ⁽⁵⁾ | t _d (SPCH-SOMI)S | Delay time, SPISOMI valid after SPICLK high (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1) | | | 10 | |
| 4(*) | t _d (SPCL-SOMI)S | Delay time, SPISOMI valid after SPICLK low (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1) | | | 10 | ns |
| 5 ⁽⁵⁾ | t _h (SPCH-SOMI)S | Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1) | 2 | | | |
| 5 *'/ | t _h (SPCL-SOMI)S | Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1) | 2 | | | ns |
| 6 ⁽⁵⁾ | t _{su(SIMO-SPCL)S} | Setup time, SPISIMO before SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1) | 3 | | | nc |
| 0.7 | t _{su(SIMO-SPCH)S} | Setup time, SPISIMO before SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1) | 3 | | | ns |
| 7 ⁽⁵⁾ | t _h (SPCL-SIMO)S | Hold time, SPISIMO data valid after SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1) | 1 | | | 200 |
| / \-' | t _h (SPCL-SIMO)S | Hold time, SPISIMO data valid after SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1) | 1 | | | ns |

The MASTER bit (SPIGCRx.0) is cleared (where x = 0 or 1).

⁽³⁾

The MASTER bit (SPIGCRX.0) is cleared (where x = 0 or 1.). The CLOCK PHASE bit (SPIFMTX.16) is either cleared or set for CLOCK PHASE = 0 or CLOCK PHASE = 1 respectively. $t_{c(MSS_VCLK)}$ = master subsystem clock time = 1 / $f_{(MSS_VCLK)}$. For more details, see the Technical Reference Manual. When the SPI is in Slave mode, the following must be true: For PS values from 1 to 255: $t_{c(SPC)S} \ge (PS + 1)t_{c(MSS_VCLK)} \ge 25$ ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: $t_{c(SPC)S} = 2t_{c(MSS_VCLK)} \ge 25$ ns. The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).






Figure 5-7. SPI Slave Mode External Timing (CLOCK PHASE = 0)




Figure 5-8. SPI Slave Mode External Timing (CLOCK PHASE = 1)



5.10.3.4 Typical Interface Protocol Diagram (Slave Mode)

- 1. Host should ensure that there is a delay of two SPI clocks between CS going low and start of SPI clock.
- 2. Host should ensure that CS is toggled for every 16 bits of transfer through SPI.

Figure 5-9 shows the SPI communication timing of the typical interface protocol.




Figure 5-9. SPI Communication



5.10.4 LVDS Interface Configuration

The AWR1843 supports seven differential LVDS IOs/Lanes. The lane configuration supported is four Data (LVDS_TXP/M), one Bit Clock lane (LVDS_CLKP/M) and one Frame clock lane (LVDS_FRCLKP/M), and one HS_DEBUG LVDS pair. The LVDS interface is used for debugging. The LVDS interface supports the following data rates:

- 900 Mbps (450 MHz DDR Clock)
- 600 Mbps (300 MHz DDR Clock)
- 450 Mbps (225 MHz DDR Clock)
- 400 Mbps (200 MHz DDR Clock)
- 300 Mbps (150 MHz DDR Clock)
- 225 Mbps (112.5 MHz DDR Clock)
- 150 Mbps (75 MHz DDR Clock)

Note that the bit clock is in DDR format and hence the numbers of toggles in the clock is equivalent to data.




Figure 5-10. LVDS Interface Lane Configuration And Relative Timings

5.10.4.1 LVDS Interface Timings




Figure 5-11. Timing Parameters



Table 5-11. LVDS Electrical Characteristics

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------|---------------------------------------------------------------------------------------|------|-----|------|------|
| Duty Cycle Requirements | max 1 pF lumped capacitive load on LVDS lanes | 48% | | 52% | |
| Output Differential Voltage | peak-to-peak single-ended with 100 Ω resistive load between differential pairs | 250 | | 450 | mV |
| Output Offset Voltage | | 1125 | | 1275 | mV |
| Trise and Tfall | 20%-80%, 900 Mbps | | 330 | | ps |
| Jitter (pk-pk) | 900 Mbps | | 80 | | ps |



5.10.5 General-Purpose Input/Output

Table 5-12 lists the switching characteristics of output timing relative to load capacitance.

Table 5-12. Switching Characteristics for Output Timing versus Load Capacitance $(C_L)^{(1)(2)}$

| | PARAMETER | TEST CO | ONDITIONS | VIOIN = 1.8V | VIOIN = 3.3V | UNIT |
|----------------|------------------------------|--------------------|------------------------|--------------|--------------|------|
| | | | C _L = 20 pF | 2.8 | 3.0 | |
| t _r | Max rise time | | $C_L = 50 pF$ | 6.4 | 6.9 | ns |
| | | Slew control = 0 | C _L = 75 pF | 9.4 | 10.2 | |
| | t _f Max fall time | Siew control = 0 | C _L = 20 pF | 2.8 | 2.8 | ns |
| t _f | | | $C_L = 50 pF$ | 6.4 | 6.6 | |
| | | | $C_L = 75 pF$ | 9.4 | 9.8 | |
| | | | C _L = 20 pF | 3.3 | 3.3 | ns |
| t _r | Max rise time | | C _L = 50 pF | 6.7 | 7.2 | |
| | | Olassa a satural d | C _L = 75 pF | 9.6 | 10.5 | |
| | | ax fall time | C _L = 20 pF | 3.1 | 3.1 | |
| t _f | Max fall time | | $C_L = 50 pF$ | 6.6 | 6.6 | ns |
| | | | C _L = 75 pF | 9.6 | 9.6 | |

Slew control, which is configured by PADxx_CFG_REG, changes behavior of the output driver (faster or slower output slew rate).

36

The rise/fall time is measured as the time taken by the signal to transition from 10% and 90% of VIOIN voltage.



5.10.6 Controller Area Network Interface (DCAN)

The DCAN supports the CAN 2.0B protocol standard and uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 Mbps. The DCAN is ideal for applications operating in noisy and harsh environments that require reliable serial communication or multiplexed wiring.

The DCAN has the following features:

- Supports CAN protocol version 2.0 part A, B
- Bit rates up to 1 Mbps
- Configurable Message objects
- · Individual identifier masks for each message object
- · Programmable FIFO mode for message objects
- · Suspend mode for debug support
- Programmable loop-back modes for self-test operation
- Direct access to Message RAM in test mode
- · Supports two interrupt lines Level 0 and Level 1
- Automatic Message RAM initialization

Table 5-13. Dynamic Characteristics for the DCANx TX and RX Pins

| PARAMETER | | MIN | TYP | MAX | UNIT |
|------------------------|------------------------------------------------------------------|-----|-----|-----|------|
| t _{d(CAN_tx)} | Delay time, transmit shift register to CAN_tx pin ⁽¹⁾ | | | 15 | ns |
| t _{d(CAN_rx)} | Delay time, CAN_rx pin to receive shift register ⁽¹⁾ | | | 10 | ns |

⁽¹⁾ These values do not include rise/fall times of the output buffer.



5.10.7 Controller Area Network - Flexible Data-rate (CAN-FD)

The CAN-FD module supports both classic CAN and CAN FD (CAN with Flexible Data-Rate) specifications. CAN FD feature allows high throughput and increased payload per data frame. The classic CAN and CAN FD devices can coexist on the same network without any conflict.

The CAN-FD has the following features:

- Conforms with CAN Protocol 2.0 A, B and ISO 11898-1
- Full CAN FD support (up to 64 data bytes per frame)
- AUTOSAR and SAE J1939 support
- Up to 32 dedicated Transmit Buffers
- · Configurable Transmit FIFO, up to 32 elements
- · Configurable Transmit Queue, up to 32 elements
- Configurable Transmit Event FIFO, up to 32 elements
- Up to 64 dedicated Receive Buffers
- Two configurable Receive FIFOs, up to 64 elements each
- Up to 128 11-bit filter elements
- Internal Loopback mode for self-test
- Mask-able interrupts, two interrupt lines
- Two clock domains (CAN clock / Host clock)
- Parity / ECC support Message RAM single error correction and double error detection (SECDED) mechanism
- Full Message Memory capacity (4352 words).

Table 5-14. Dynamic Characteristics for the CANx TX and RX Pins

| PARAMETER | | MIN | TYP | MAX | UNIT |
|---------------------------|---------------------------------------------------------------------|-----|-----|-----|------|
| t _{d(CAN_FD_tx)} | Delay time, transmit shift register to CAN_FD_tx pin ⁽¹⁾ | | | 15 | ns |
| t _{d(CAN_FD_rx)} | Delay time, CAN_FD_rx pin to receive shift register ⁽¹⁾ | | | 10 | ns |

⁽¹⁾ These values do not include rise/fall times of the output buffer.

5.10.8 Serial Communication Interface (SCI)

The SCI has the following features:

- Standard universal asynchronous receiver-transmitter (UART) communication
- · Standard non-return to zero (NRZ) format
- Double-buffered receive and transmit functions
- Asynchronous or iso-synchronous communication modes with no CLK pin
- Capability to use Direct Memory Access (DMA) for transmit and receive data
- Two external pins: RS232_RX and RS232_TX

Table 5-15. SCI Timing Requirements

| | | | TYP MAX | UNIT |
|-----------------------------------|---|----|---------|------|
| f(baud) Supported baud rate at 20 | F | 94 | 21.6 | kHz |



5.10.9 Inter-Integrated Circuit Interface (I2C)

The inter-integrated circuit (I2C) module is a multimaster communication module providing an interface between devices compliant with Philips Semiconductor I2C-bus specification version 2.1 and connected by an I²C-bus[™]. This module will support any slave or master I2C compatible device.

The I2C has the following features:

- Compliance to the Philips I2C bus specification, v2.1 (The I2C Specification, Philips document number 9398 393 40011)
 - Bit/Byte format transfer
 - 7-bit and 10-bit device addressing modes
 - General call
 - START byte
 - Multi-master transmitter/ slave receiver mode
 - Multi-master receiver/ slave transmitter mode
 - Combined master transmit/receive and receive/transmit mode
 - Transfer rates of 100 kbps up to 400 kbps (Phillips fast-mode rate)
- Free data format
- Two DMA events (transmit and receive)
- DMA event enable/disable capability
- Module enable/disable capability
- The SDA and SCL are optionally configurable as general purpose I/O
- Slew rate control of the outputs
- Open drain control of the outputs
- Programmable pullup/pulldown capability on the inputs
- Supports Ignore NACK mode

NOTE

This I2C module does not support:

- High-speed (HS) mode
- C-bus compatibility mode
- The combined format in 10-bit address mode (the I2C sends the slave address second byte every time it sends the slave address first byte)

Table 5-16. I2C Timing Requirements (1)

| | | STANDARD | MODE | FAST MC | DE | LINUT |
|----------------------------------|-------------------------------------------------------------------------------|----------|---------------------|---------|-----|-------|
| | | MIN | MAX | MIN | MAX | UNIT |
| t _{c(SCL)} | Cycle time, SCL | 10 | | 2.5 | | μS |
| t _{su(SCLH-SDAL)} | Setup time, SCL high before SDA low (for a repeated START condition) | 4.7 | | 0.6 | | μS |
| th(SCLL-SDAL) | Hold time, SCL low after SDA low (for a START and a repeated START condition) | 4 | | 0.6 | | μS |
| t _{w(SCLL)} | Pulse duration, SCL low | 4.7 | | 1.3 | | μS |
| t _{w(SCLH)} | Pulse duration, SCL high | 4 | | 0.6 | | μS |
| t _{su(SDA-SCLH)} | Setup time, SDA valid before SCL high | 250 | | 100 | | μS |
| t _{h(SCLL-SDA)} | Hold time, SDA valid after SCL low | 0 | 3.45 ⁽¹⁾ | 0 | 0.9 | μS |
| t _{w(SDAH)} | Pulse duration, SDA high between STOP and START conditions | 4.7 | | 1.3 | | μS |
| t _{su(SCLH-SDAH)} | Setup time, SCL high before SDA high (for STOP condition) | 4 | | 0.6 | | μS |
| t _{w(SP)} | Pulse duration, spike (must be suppressed) | | | 0 | 50 | ns |
| C _b ⁽²⁾⁽³⁾ | Capacitive load for each bus line | | 400 | | 400 | pF |

- (1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.
- (2) The maximum th(SDA-SCLL) for I2C bus devices has only to be met if the device does not stretch the low period (tw(SCLL)) of the SCL signal.
- (3) $C_b =$ total capacitance of one bus line in pF. If mixed with fast-mode devices, faster fall-times are allowed.




Figure 5-12. I2C Timing Diagram

NOTE

- A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum th(SDA-SCLL) has only to be met if the device does not stretch the LOW period (tw(SCLL)) of the SCL signal. E.A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement t_{su(SDA-SCLH)} ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max + t_{su(SDA-SCLH)}.

5.10.10 Quad Serial Peripheral Interface (QSPI)

The quad serial peripheral interface (QSPITM) module is a kind of SPI module that allows single, dual, or quad read access to external SPI devices. This module has a memory mapped register interface, which provides a direct interface for accessing data from external SPI devices and thus simplifying software requirements. The QSPI works as a master only. The QSPI in the device is primarily intended for fast booting from guad-SPI flash memories.

The QSPI supports the following features:

- Programmable clock divider
- Six-pin interface
- Programmable length (from 1 to 128 bits) of the words transferred
- Programmable number (from 1 to 4096) of the words transferred
- Support for 3-, 4-, or 6-pin SPI interface
- Optional interrupt generation on word or frame (number of words) completion
- Programmable delay between chip select activation and output data from 0 to 3 QSPI clock cycles

Table 5-18 and Table 5-19 assume the operating conditions stated in Table 5-17.

Table 5-17. QSPI Timing Conditions

| | _ | | | |
|-------------------|-------------------------|-----|---------|------|
| | | MIN | TYP MAX | UNIT |
| Input Condit | ions | | | |
| t _R | Input rise time | 1 | 3 | ns |
| t _F | Input fall time | 1 | 3 | ns |
| Output Conditions | | | | |
| C _{LOAD} | Output load capacitance | 2 | 15 | pF |

Table 5-18. Timing Requirements for QSPI Input (Read) Timings (1)(2)

| | | MIN | TYP | MAX | UNIT |
|-------------------------|-------------------------------------------------------------------|------------------------|-----|-----|------|
| t _{su(D-SCLK)} | Setup time, d[3:0] valid before falling sclk edge (Q12) | 7.3 | | | ns |
| t _{h(SCLK-D)} | Hold time, d[3:0] valid after falling sclk edge (Q13) | 1.5 | | | ns |
| t _{su(D-SCLK)} | Setup time, final d[3:0] bit valid before final falling sclk edge | 7.3 – P ⁽³⁾ | | | ns |
| t _{h(SCLK-D)} | Hold time, final d[3:0] bit valid after final falling sclk edge | 1.5 + P ⁽³⁾ | | | ns |

Clock Mode 0 (clk polarity = 0; clk phase = 0) is the mode of operation.

The Device captures data on the falling clock edge in Clock Mode 0, as opposed to the traditional rising clock edge. Although nonstandard, the falling-edge-based setup and hold time timings have been designed to be compatible with standard SPI devices that launch data on the falling edge in Clock Mode 0.


⁽³⁾ P = SCLK period in ns.



Table 5-19. QSPI Switching Characteristics

| NO. | | PARAMETER | | TYP MAX | UNIT |
|-----|---------------------------|---------------------------------------------------------------------------------|-------------------------|---------------------------|------|
| Q1 | t _{c(SCLK)} | Cycle time, sclk | 25 | | ns |
| Q2 | t _{w(SCLKL)} | Pulse duration, sclk low | $0.5*P - 3^{(1)}$ | | ns |
| Q3 | t _{w(SCLKH)} | Pulse duration, sclk high | 0.5*P - 3 | | ns |
| Q4 | t _{d(CS-SCLK)} | Delay time, sclk falling edge to cs active edge | −M*P − 1 ⁽²⁾ | -M*P + 2.5 ⁽²⁾ | ns |
| Q5 | t _{d(SCLK-CS)} | Delay time, sclk falling edge to cs inactive edge | N*P - 1 (2) | N*P + 2.5 ⁽²⁾ | ns |
| Q6 | t _{d(SCLK-D1)} | Delay time, sclk falling edge to d[0] transition | -3.5 | 7 | ns |
| Q7 | t _{ena(CS-D1LZ)} | Enable time, cs active edge to d[0] driven (lo-z) | $-P-4^{(2)}$ | –P +1 ⁽²⁾ | ns |
| Q8 | t _{dis(CS-D1Z)} | Disable time, cs active edge to d[0] tri-stated (hi-z) | $-P-4^{(2)}$ | –P +1 ⁽²⁾ | ns |
| Q9 | t _{d(SCLK-D1)} | Delay time, sclk first falling edge to first d[1] transition (for PHA = 0 only) | -3.5 - P ⁽²⁾ | 7 – P ⁽²⁾ | ns |


- (1) P = SCLK period in ns.
- (2) $M = QSPI_SPI_DC_REG.DDx + 1, N = 2$



SPRS85v_TIMING_OSPI1_02

Figure 5-13. QSPI Read (Clock Mode 0)





SPRS85v_TIMING_OSPI1_04

Figure 5-14. QSPI Write (Clock Mode 0)



5.10.11 ETM Trace Interface

Table 5-21 and assume the recommended operating conditions stated in Table 5-20.

Table 5-20. ETMTRACE Timing Conditions

| | | MIN | TYP MAX | UNIT |
|-------------------|-------------------------|-----|---------|------|
| Output Con | nditions | | | |
| C _{LOAD} | Output load capacitance | 2 | 20 | pF |

Table 5-21. ETM TRACE Switching Characteristics

| NO. | | PARAMETER | MIN | TYP MAX | UNIT |
|-----|-----------------------------------------------|----------------------------------------------------|-----|---------|------|
| 1 | t _{cyc(ETM)} | Cycle time, TRACECLK period | 20 | | ns |
| 2 | t _{h(ETM)} | Pulse Duration, TRACECLK High | 9 | | ns |
| 3 | t _{I(ETM)} | Pulse Duration, TRACECLK Low | 9 | | ns |
| 4 | t _{r(ETM)} | Clock and data rise time | | 3.3 | ns |
| 5 | t _{f(ETM)} | Clock and data fall time | | 3.3 | ns |
| 6 | t _{d(ETMTRAC} ECLKH- ETMDATAV) | Delay time, ETM trace clock high to ETM data valid | 1 | 7 | ns |
| 7 | t _{d(ETMTRAC} ECLKI- ETMDATAV) | Delay time, ETM trace clock low to ETM data valid | 1 | 7 | ns |




Figure 5-15. ETMTRACECLKOUT Timing




Figure 5-16. ETMDATA Timing



5.10.12 Data Modification Module (DMM)

A Data Modification Module (DMM) gives the ability to write external data into the device memory.

The DMM has the following features:

- Acts as a bus master, thus enabling direct writes to the 4GB address space without CPU intervention
- Writes to memory locations specified in the received packet (leverages packets defined by trace mode
 of the RAM trace port [RTP] module)
- Writes received data to consecutive addresses, which are specified by the DMM (leverages packets defined by direct data mode of RTP module)
- Configurable port width (1, 2, 4, 8, 16 pins)
- Up to 65 Mbit/s pin data rate

Table 5-22. DMM Timing Requirements

| | | MIN | TYP MAX | UNIT |
|------------------------------|-------------------------------------------------|------|---------|------|
| $t_{\text{cyc}(\text{DMM})}$ | Clock period | 15.4 | | ns |
| t _R | Clock rise time | 1 | 3 | ns |
| t _F | Clock fall time | 1 | 3 | ns |
| t _{h(DMM)} | High pulse width | 6 | | ns |
| t _{I(DMM)} | Low pulse width | 6 | | ns |
| t _{ssu(DMM)} | SYNC active to clk falling edge setup time | 2 | | ns |
| t _{sh(DMM)} | DMM clk falling edge to SYNC deactive hold time | 3 | | ns |
| t _{dsu(DMM)} | DATA to DMM clk falling edge setup time | 2 | | ns |
| t _{dh(DMM)} | DMM clk falling edge to DATA hold time | 3 | | ns |




Figure 5-17. DMMCLK Timing




Figure 5-18. DMMDATA Timing



5.10.13 JTAG Interface

Table 5-24 and Table 5-25 assume the operating conditions stated in Table 5-23.

Table 5-23. JTAG Timing Conditions

| | | MIN | TYP MAX | UNIT |
|-------------------|-------------------------|-----|---------|------|
| Input Cond | itions | • | | |
| t _R | Input rise time | 1 | 3 | ns |
| t _F | Input fall time | 1 | 3 | ns |
| Output Con | ditions | | | |
| C _{LOAD} | Output load capacitance | 2 | 15 | pF |

Table 5-24. Timing Requirements for IEEE 1149.1 JTAG

| NO. | | | MIN | TYP | MAX | UNIT |
|-----|--------------------------|-----------------------------------------|-------|-----|-----|------|
| 1 | t _{c(TCK)} | Cycle time TCK | 66.66 | | | ns |
| 1a | t _{w(TCKH)} | Pulse duration TCK high (40% of tc) | 26.67 | | | ns |
| 1b | t _{w(TCKL)} | Pulse duration TCK low(40% of tc) | 26.67 | | | ns |
| 2 | t _{su(TDI-TCK)} | Input setup time TDI valid to TCK high | 2.5 | | | ns |
| 3 | t _{su(TMS-TCK)} | Input setup time TMS valid to TCK high | 2.5 | | | ns |
| 4 | t _{h(TCK-TDI)} | Input hold time TDI valid from TCK high | 18 | | | ns |
| 4 | t _{h(TCK-TMS)} | Input hold time TMS valid from TCK high | 18 | | | ns |

Table 5-25. Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG

| NO. | | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|---------------------------|----------------------------------|-----|-----|-----|------|
| 2 | t _{d(TCKL-TDOV)} | Delay time, TCK low to TDO valid | 0 | | 25 | ns |




Figure 5-19. JTAG Timing




6 Detailed Description

6.1 Overview

The AWR1843 device includes the entire Millimeter Wave blocks and analog baseband signal chain for two transmitters and four receivers, as well as a customer-programmable MCU. This device is applicable as a radar-on-a-chip in use-cases with modest requirements for memory, processing capacity and application code size. These could be cost-sensitive automotive applications that are evolving from 24 GHz narrowband implementation and some emerging simple ultra-short-range radar applications. Typical application examples for this device include basic Blind Spot Detect, Parking Assist, and so forth.

In terms of scalability, the AWR1843 device could be paired with a low-end external MCU, to address more complex applications that might require additional memory for larger application software footprint and faster interfaces. Because the AWR1843 device also provides high speed data interfaces like Serial-LVDS, it is suitable for interfacing with more capable external processing blocks. Here system designers can choose the AWR1843 to provide raw ADC data.

6.2 Functional Block Diagram



* Up to 512kB of Radar Data Memory can be switched to the Master R4F program and data RAMs

6.3 Subsystems

6.3.1 RF and Analog Subsystem

The RF and analog subsystem includes the RF and analog circuitry – namely, the synthesizer, PA, LNA, mixer, IF, and ADC. This subsystem also includes the crystal oscillator and temperature sensors. The three transmit channels can be operated up to a maximum of two at a time (simultaneously) for transmit beamforming purpose as required; whereas the four receive channels can all be operated simultaneously.



6.3.1.1 Clock Subsystem

The AWR1843 clock subsystem generates 76 to 81 GHz from an input reference of 40-MHz crystal. It has a built-in oscillator circuit followed by a clean-up PLL and a RF synthesizer circuit. The output of the RF synthesizer is then processed by an X4 multiplier to create the required frequency in the 76 to 81 GHz spectrum. The RF synthesizer output is modulated by the timing engine block to create the required waveforms for effective sensor operation.

The clean-up PLL also provides a reference clock for the host processor after system wakeup.

The clock subsystem also has built-in mechanisms for detecting the presence of a crystal and monitoring the quality of the generated clock.

Figure 6-1 describes the clock subsystem.




Figure 6-1. Clock Subsystem



6.3.1.2 Transmit Subsystem

The AWR1843 transmit subsystem consists of three parallel transmit chains, each with independent phase and amplitude control. All three transmitters can be used simultaneously. For AWR1843, additional phase shifters are associated with Tx channels, and these can programmed on a per chirp basis.

Each transmit chain can deliver a maximum of 12 dBm at the antenna port on the PCB. The transmit chains also support programmable backoff for system optimization.

Figure 6-2 describes the transmit subsystem.




Figure 6-2. Transmit Subsystem (Per Channel)

6.3.1.3 Receive Subsystem

The AWR1843 receive subsystem consists of four parallel channels. A single receive channel consists of an LNA, mixer, IF filtering, A2D conversion, and decimation. All four receive channels can be operational at the same time an individual power-down option is also available for system optimization.

Unlike conventional real-only receivers, the AWR1843 device supports a complex baseband architecture, which uses quadrature mixer and dual IF and ADC chains to provide complex I and Q outputs for each receiver channel. The AWR1843 is targeted for fast chirp systems. The band-pass IF chain has configurable lower cutoff frequencies above 175 kHz and can support bandwidths up to 10 MHz.

Figure 6-3 describes the receive subsystem.




Figure 6-3. Receive Subsystem (Per Channel)



6.3.2 Processor Subsystem




Figure 6-4. Processor Subsystem

Figure 6-4 shows the block diagram for customer programmable processor subsystems in the AWR1843 device. At a high level there are two customer programmable subsystems, as shown separated by a dotted line in the diagram. Left hand side shows the DSP Subsystem which contains Tl's high-performance C674x DSP, a high-bandwidth interconnect for high performance (128-bit, 200MHz) and associated peripherals – four DMAs for data transfer,

LVDS interface for Measurement data output, L3 Radar data cube memory, ADC buffers, CRC engine, and data handshake memory (additional memory provided on interconnect).

The right side of the diagram shows the Master subsystem. Master subsystem as name suggests is the master of the device and controls all the device peripherals and house-keeping activities of the device. Master subsystem contains Cortex-R4F (Master R4F) processor and associated peripherals and house-keeping components such as DMAs, CRC and Peripherals (I²C, UART, SPIs, CAN, PMIC clocking module, PWM, and others) connected to Master Interconnect through Peripheral Central Resource (PCR interconnect).

Details of the DSP CPU core can be found at http://www.ti.com/product/TMS320C6748.

HIL module is shown in both the subsystems and can be used to perform the radar operations feeding the captured data from outside into the device without involving the RF subsystem. HIL on master SS is for controlling the configuration and HIL on DSPSS for high speed ADC data input to the device. Both HIL modules uses the same IOs on the device, one additional IO (DMM_MUX_IN) allows selecting either of the two.

6.3.3 Automotive Interface

The AWR1843 communicates with the automotive network over the following main interfaces:

CAN (2 interfaces available, one of them being CAN-FD)



6.3.4 Master Subsystem Cortex-R4F Memory Map

Table 6-1 shows the master subsystem, Cortex-R4F memory map.

NOTE

There are separate Cortex-R4F addresses and DMA MSS addresses for the master subsystem. See the Technical Reference Manual for a complete list.

Table 6-1. Master Subsystem, Cortex-R4F Memory Map

| | FRAME | ADDRESS (HEX) | | |
|----------------------|----------------|------------------------------|---------|--------------------------------------------------|
| NAME | START | END | SIZE | DESCRIPTION |
| CPU Tightly-Couple | d Memories | , | , | |
| TCMA ROM | 0x0000_0000 | 0x0001_FFFF | 128 KiB | Program ROM |
| TCM RAM-A | 0x0020_0000 | 0x0023_FFFF (or 0x0027_FFFF) | 512 KiB | 256/512KB based on variant |
| TCM RAM-B | 0x0800_0000 | 0x0802_FFFF | 192 KB | Data RAM |
| S/W Scratch Pad M | emory | | | |
| SW_ Buffer | 0x0C20_0000 | 0x0C20_1FFF | 8 KB | S/W Scratchpad memory |
| System Peripherals | i | | | |
| Mail Box | 0xF060_1000 | 0xF060_17FF | 2 KB | RADARSS to MSS mailbox memory space |
| MSS<->RADARSS | 0xF060_2000 | 0xF060_27FF | | MSS to RADARSS mailbox memory space |
| | 0xF060_8000 | 0xF060_80FF | 188 B | MSS to RADARSS mailbox Configuration registers |
| | 0xF060_8060 | 0xF060_86FF | | RADARSS to MSS mailbox Configuration registers |
| Mail Box | 0xF060_4000 | 0xF060_47FF | 2 KB | DSPSS to MSS mailbox memory space |
| MSS<->DSPSS | 0xF060_5000 | 0xF060_57FF | | MSS to DSPSS mailbox memory space |
| | 0xF060_8400 | 0xF060_84FF | 188 B | MSS to DSPSS mailbox Configuration registers |
| | 0xF060_8300 | 0xF060_83FF | | DSPSS to MSS mailbox Configuration registers |
| Mail Box | 0xF060_6000 | 0xF060_67FF | 2 KB | RADARSS to DSPSS mailbox memory space |
| RADARSS<- >DSPSS | 0xF060_7000 | 0xF060_7FFF | | DSPSS to RADARSS mailbox memory space |
| 2001 00 | 0xF060_8200 | 0xF060_82FF | 188 B | RADARSS to DSPSS mailbox Configuration registers |
| | 0xF060_8100 | 0xF060_81FF | | DSPSS to RADARSS mailbox Configuration registers |
| PRCM and Control | 0xFFFF_E100 | 0xFFFF_E2FF | 756 B | TOP Level Reset, Clock management registers |
| Module | 0xFFFF_FF00 | 0xFFFF_FFFF | 256 B | MSS Reset, Clock management registers |
| | 0xFFFF_EA00 | 0xFFFF_EBFF | 512 KB | IO Mux module registers |
| | 0xFFFF_F800 | 0xFFFF_FBFF | 352 B | General-purpose control registers |
| GIO | 0xFFF7_BC00 | 0xFFF7_BDFF | 180 B | GIO module configuration registers |
| DMA-1 | 0xFFFF_F000 | 0xFFFF_F3FF | 1 KB | DMA-1 module configuration registers |
| DMA-2 | 0xFCFF_F800 | 0xFCFF_FBFF | 1 KB | DMA-2 module configuration registers |
| DMM-1 | 0xFCFF_F700 | 0xFCFF_F7FF | 472 B | DMM-1 module configuration registers |
| DMM-2 | 0xFCFF_F600 | 0xFCFF_F6FF | 472 B | DMM-2 module configuration registers |
| VIM | 0xFFFF_FD00 | 0xFFFF_FEFF | 512 B | VIM module configuration registers |
| RTI-A/WD | 0xFFFF_FC00 | 0xFFFF_FCFF | 192 B | RTI-A module configuration registers |
| RTI-B | 0xFFFF_EE00 | 0xFFFF_EEFF | 192 B | RTI-B module configuration registers |
| Serial Interfaces an | d Connectivity | | | |
| QSPI | 0xC000_0000 | 0xC07F_FFFF | 8 MB | QSPI –flash memory space |
| | 0xC080_0000 | 0xC0FF_FFFF | 116 B | QSPI module configuration registers |
| MIBSPI-A | 0xFFF7_F400 | 0xFFF7_F5FF | 512 B | MIBSPI-A module configuration registers |

Table 6-1. Master Subsystem, Cortex-R4F Memory Map (continued)

| | | <u> </u> | | | |
|----------------------------|-------------|---------------|---------------------|----------------------------------------------|--|
| NAME | START | ADDRESS (HEX) | SIZE | DESCRIPTION | |
| MIBSPI-B | 0xFFF7_F600 | END | 512 B | MIDCRI D modulo configuration registers | |
| | | 0xFFF7_F7FF | | MIBSPI-B module configuration registers | |
| SCI-A SCI-B | 0xFFF7_E500 | 0xFFF7_E5FF | 148 B | SCI-A module configuration registers | |
| | 0xFFF7_E700 | 0xFFF7_E7FF | 148 B | SCI-B module configuration registers | |
| CAN | 0xFFF7_DC00 | 0xFFF7_DDFF | 512 B | CAN module configuration registers | |
| CAN_FD(MCAN) | 0xFFF7_C800 | 0xFFF7_CFFF | 768 B | CAN-FD module configuration registers | |
| 100 | 0xFFF7_A000 | 0xFFF7_A1FF | 452 B | MCAN ECC module registers | |
| I2C | 0xFFF7_D400 | 0xFFF7_D4FF | 112 B | I2C module configuration registers | |
| Interconnects | T | | | I | |
| PCR-1 | 0xFFF7_8000 | 0xFFF7_87FF | 1 KiB | PCR-1 interconnect configuration port | |
| PCR-2 | 0xFCFF_1000 | 0xFCFF_17FF | 1 KiB | PCR-2 interconnect configuration port | |
| Safety Modules | T | | | | |
| CRC | 0xFE00_0000 | 0xFEFF_FFFF | 16 KiB | CRC module configuration registers | |
| PBIST | 0xFFFF_E400 | 0xFFFF_E5FF | 464 B | PBIST module configuration registers | |
| STC | 0xFFFF_E600 | 0xFFFF_E7FF | 284 B | STC module configuration registers | |
| DCC-A | 0xFFFF_EC00 | 0xFFFF_ECFF | 44 B | DCC-A module configuration registers | |
| DCC-B | 0xFFFF_F400 | 0xFFFF_F4FF | 44 B | DCC-B module configuration registers | |
| ESM | 0xFFFF_F500 | 0xFFFF_F5FF | 156 B | ESM module configuration registers | |
| CCMR4 | 0xFFFF_F600 | 0xFFFF_F6FF | 136 B | CCMR4 module configuration registers | |
| Security Modules | | | | | |
| Crypto | 0xFD00_0000 | 0XFDFF_FFFF | 3 KiB | Crypto module configuration registers | |
| Other Subsystems | | | | | |
| DSS_TPTC0 | 0x5000 0000 | 0x5000 0317 | 792 B | TPTC0 module configuration space | |
| DSS_REG | 0x5000 0400 | 0x5000 075F | 864 B | DSPSS control module registers | |
| DSS_TPTC1 | 0x5000 0800 | 0x5000 0B17 | 792 B | TPTC1 module configuration space | |
| DSS_REG2 | 0x5000 0C00 | 0x5000 0EA3 | 676 B | DSPSS control module registers | |
| DSS_TPCC0 | 0x5001 0000 | 0x5001 3FFF | 16 KB | TPCC0 module configuration space | |
| DSS_RTIA/WDT | 0x5002 0000 | 0x5002 00BF | 192 B | DSS_RTIA/WDT configuration space | |
| DSS_SCI | 0x5003 0000 | 0x5003 0093 | 148 B | SCI memory space | |
| DSS_STC | 0x5004 0000 | 0x5004 011B | 284 B | STC module configuration space | |
| DSS_CBUFF | 0x5007 0000 | 0x5007 0233 | 564 B | Common Buffer module configuration registers | |
| DSS_TPTC2 | 0x5009 0000 | 0x5009 0317 | 792 B | TPTC2 module configuration space | |
| DSS_TPTC3 | 0x5009 0400 | 0x5009 0717 | 792 B | TPTC3 module configuration space | |
| DSS_TPCC1 | 0x500A 0000 | 0x500A 3FFF | 16 KB | TPCC1 module configuration space | |
| DSS_ESM | 0x500D 0000 | 0x500D 005B | 92 B | ESM module configuration registers | |
| DSS_RTIB | 0x500F 0000 | 0x500F 00BF | 192 B | RTI-B module configuration registers | |
| DSS_L3RAM Shared memory | 0x5100 0000 | 0x511F FFFF | 2 MB ⁽¹⁾ | L3 shared memory space | |
| DSS_ADCBUF Buffer | 0x5200 0000 | 0x5200 7FFF | 32 KB | ADC buffer memory space | |
| DSS_CBUFF_FIFO | 0x5202 0000 | 0x5202 3FFF | 16 KB | Common buffer FIFO space | |
| DSS_HSRAM1 | 0x5208 0000 | 0x5208 7FFF | 32 KB | Handshake memory space | |
| DSS_DSP_L2_UMA P1 | 0x577E 0000 | 0x577F FFFF | 128 KB | L2 RAM space | |
| DSS_DSP_L2_UMA P0 | 0x5780 0000 | 0x5781 FFFF | 128 KB | L2 RAM space | |
| DSS_DSP_L1P | 0x57E0 0000 | 0x57E0 7FFF | 32 KB | L1 program memory space | |
| DSS_DSP_L1D | 0x57F0 0000 | 0x57F0 7FFF | 32 KB | L1 data memory space | |

(1) 768 KB memory within 2 MB memory space



Table 6-1. Master Subsystem, Cortex-R4F Memory Map (continued)

| NAME | FRAME AD | DRESS (HEX) | SIZE | DESCRIPTION |
|--------------------|------------------------|-------------|--------|--------------------------------------------|
| NAME | START | END | SIZE | DESCRIPTION |
| Peripheral Memorie | s (System and Nonsyste | m) | | |
| CAN RAM | 0xFF1E_0000 | 0xFF1F_FFFF | 128 KB | CAN RAM memory space |
| CAN-FD RAM | 0xFF50_0000 | 0xFF51_FFFF | 68 KB | CAN-FD RAM memory space |
| DMA1 RAM | 0xFFF8_0000 | 0xFFF8_0FFF | 4 KB | DMA1 RAM memory space |
| DMA2 RAM | 0xFCF8 1000 | 0xFCF8_0FFF | 4 KB | DMA2 RAM memory space |
| VIM RAM | 0xFFF8_2000 | 0xFFF8_2FFF | 2 KB | VIM RAM memory space |
| MIBSPIB-TX RAM | 0xFF0C_0000 | 0xFF0C_01FF | 0.5 KB | MIBSPIB-TX RAM memory space |
| MIBSPIB-RX RAM | 0xFF0C_0200 | 0xFF0C_03FF | 0.5 KB | MIBSPIB-RX RAM memory space |
| MIBSPIA-TX RAM | 0xFF0E_0000 | 0xFF0E_01FF | 0.5 KB | MIBSPIA-TX RAM memory space |
| MIBSPIA- RX RAM | 0xFF0E_0200 | 0xFF0E_03FF | 0.5 KB | MIBSPIA- RX RAM memory space |
| Debug Modules | | | | |
| Debug subsystem | 0xFFA0_0000 | 0xFFAF_FFFF | 244 KB | Debug subsystem memory space and registers |

6.3.5 DSP Subsystem Memory Map

Table 6-2 shows the DSP C674x memory map.

Table 6-2. DSP C674x Memory Map

| Name | Fran | ne Address (Hex) | Size | Description |
|-------------------|------------------|------------------|---------------------------------------|----------------------------------|
| | Start | End | | |
| DSP Memories | <u>'</u> | <u> </u> | | ' |
| DSP_L1D | 0x00F0_0000 | 0x00F0_7FFF | 32 KiB | L1 data memory space |
| DSP_L1P | 0x00E0_0000 | 0x00E0_7FFF | 32 KiB | L1 program memory space |
| DSP_L2_UMAP0 | 0x0080_0000 | 0x0081_FFFF | 128 KiB | L2 RAM space |
| DSP_L2_UMAP1 | 0x007E_0000 | 0x007F_FFFF | 128 KiB | L2 RAM space |
| EDMA | | | | • |
| TPCC0 | 0x0201_0000 | 0x0201_3FFF | 16 KiB | TPCC0 module configuration space |
| TPCC1 | PCC1 0x020A_0000 | | 16 KiB | TPCC1 module configuration space |
| TPTC0 | 0x0200 0000 | 0x0200 03FF | 1 KiB | TPTC0 module configuration space |
| TPTC1 | 0x0200 0800 | 0x0200 0BFF | 1 KiB | TPTC1 module configuration space |
| TPTC2 | 0x0209_0000 | 0x0209_03FF | 1 KiB | TPTC2 module configuration space |
| TPTC3 | 0x0209_0400 | 0x0209_07FF | 1 KiB | TPTC3 module configuration space |
| Control Registers | | | | |
| DSS_REG | 0x0200_0400 | 0x0200_07FF | 864 B | DSPSS control module registers |
| DSS_REG2 | 0x0200_0C00 | 0x0200_0FFF | 624 B | DSPSS control module registers |
| System Memories | * | • | · · · · · · · · · · · · · · · · · · · | · |
| ADC Buffer | 0x2100_0000 | 0x2100_7FFC | 32 KiB | ADC buffer memory space |
| CBUFF-FIFO | 0x2102_0000 | 0x2102_3FFC | 16 KiB | Common buffer FIFO space |
| L3-Shared memory | 0x2000_0000 | 0x201F_FFFF | 2 MB | L3 shared memory space |
| | | | | |



Table 6-2. DSP C674x Memory Map (continued)

| Name | Fran | ne Address (Hex) | Size | Description | |
|-----------------------------|-------------|------------------|------------------------------------------------|------------------------------------------------------|--|
| | Start | End | | | |
| HS-RAM | 0x2108_0000 | 0x2108_7FFC | 32 KiB | Handshake memory space | |
| System Peripherals | | | <u>, </u> | · | |
| RTI-A/WD | 0x0202_0000 | 0x0202_00FF | 192 B | RTI-A module configuration registers | |
| RTI-B | 0x020F_0000 | 0x020F_00FF | 192 B | RTI-B module configuration registers | |
| CBUFF | 0x0207_0000 | 0x0207_03FF | 564 B | Common Buffer module Configuration registers | |
| Mail Box MSS<->RADARSS | 0x5060_1000 | 0x5060_17FF | 2 KiB | RADARSS to MSS mailbox memory space | |
| | 0x5060_2000 | 0x5060_27FF | | MSS to RADARSS mailbox memory space | |
| | 0x0460_8000 | 0x0460_80FF | 188 B | MSS to RADARSS mailbox Configuration registers | |
| | 0x0460_8060 | 0x0460_86FF | | RADARSS to MSS mailbox Configuration registers | |
| Mail Box MSS<->DSPSS | 0x5060_4000 | 0x5060_47FF | 2 KiB | DSPSS to MSS mailbox memory space | |
| | 0x5060_5000 | 0x5060_57FF | | MSS to DSPSS mailbox memory space | |
| | 0x0460_8400 | 0x0460_84FF | 188 B | MSS to DSPSS mailbox Configuration registers | |
| | 0x0460_8300 | 0x0460_83FF | | DSPSS to MSS mailbox Configuration registers | |
| Mail Box RADARSS<->DSPSS | 0x5060_6000 | 0x5060_67FF | 2 KiB | RADARSS to DSPSS mailbox memory space | |
| | 0x5060_7000 | 0x5060_7FFF | | DSPSS to RADARSS mailbox memory space | |
| | 0x0460_8200 | 0x0460_82FF | 188 B | RADARSS to DSPSS mailbox Configuration registers | |
| | 0x0460_8100 | 0x0460_81FF | | DSPSS to RADARSS mailbox Configuration registers | |
| Safety Modules | | | · | | |
| ESM | 0x020D_0000 | | 92 B | ESM module Configuration registers | |
| CRC | 0x2200_0000 | 0x2200_03FF | 1 KiB | CRC module Configuration registers | |
| STC | 0x0204_0000 | 0x0204_01FF | 284 B | STC module Configuration registers | |
| Nonsystem Peripherals | · | | | | |
| SCI | 0x0203_0000 | 0x0203_00FF | 148 B | SCI module Configuration registers | |

Other Subsystems 6.4

6.4.1 ADC Channels (Service) for User Application

The AWR1843 device includes provision for an ADC service for user application, where the GPADC engine present inside the device can be used to measure up to six external voltages. The ADC1, ADC2, ADC3, ADC4, ADC5, and ADC6 pins are used for this purpose.

> Submit Documentation Feedback Product Folder Links: AWR1843



- ADC itself is controlled by TI firmware running inside the BIST subsystem and access to it for customer's external voltage monitoring purpose is via 'monitoring API' calls routed to the BIST subsystem. This API could be linked with the user application running on the Master R4.
- BIST subsystem firmware will internally schedule these measurements along with other ⁽¹⁾ RF and Analog monitoring operations. The API allows configuring the settling time (number of ADC samples to skip) and number of consecutive samples to take. At the end of a frame, the minimum, maximum and average of the readings will be reported for each of the monitored voltages.

GPADC Specifications:

- 625 Ksps SAR ADC
- 0 to 1.8V input range
- 10-bit resolution
- For 5 out of the 6 inputs, an optional internal buffer is available. Without the buffer, the ADC has a switched capacitor input load modeled with 5pF of sampling capacitance and 12pF parasitic capacitance (GPADC channel 6, the internal buffer is not available).




Figure 6-5. ADC Path

(1) GPADC structures are used for measuring the output of internal temperature sensors. The accuracy of these measurements is ±7°C



7 Monitoring and Diagnostics

7.1 Monitoring and Diagnostic Mechanisms

Below is the list given for the main monitoring and diagnostic mechanisms available in the AWR1843.

Table 7-1. Monitoring and Diagnostic Mechanisms for AWR1843

| S No | Feature | Description |
|------|--------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1 | Boot time LBIST For Master R4F Core and associated VIM | AWR1843 architecture supports hardware logic BIST (LBIST) engine self-test Controller (STC). This logic is used to provide a very high diagnostic coverage (>90%) on the Master R4F CPU core and Vectored Interrupt Module (VIM) at a transistor level. LBIST for the CPU and VIM need to be triggered by application code before starting the functional safety application. CPU stays there in while loop and does not proceed further if a fault is identified. |
| 2 | Boot time PBIST for Master R4F TCM Memories | Master R4F has three Tightly coupled Memories (TCM) memories TCMA, TCMB0 and TCMB1. AWR1843 architecture supports a hardware programmable memory BIST (PBIST) engine. This logic is used to provide a very high diagnostic coverage (March-13n) on the implemented Master R4F TCMs at a transistor level. PBIST for TCM memories is triggered by Bootloader at the boot time before starting download of application from Flash or peripheral interface. CPU stays there in while loop and does not proceed further if a fault is identified. |
| 3 | End to End ECC for Master R4F TCM Memories | TCMs diagnostic is supported by Single error correction double error detection (SECDED) ECC diagnostic. An 8-bit code word is used to store the ECC data as calculated over the 64-bit data bus. ECC evaluation is done by the ECC control logic inside the CPU. This scheme provides end-to-end diagnostics on the transmissions between CPU and TCM. CPU can be configured to have predetermined response (Ignore or Abort generation) to single and double bit error conditions. |
| 4 | Master R4F TCM bit multiplexing | Logical TCM word and its associated ECC code is split and stored in two physical SRAM banks. This scheme provides an inherent diagnostic mechanism for address decode failures in the physical SRAM banks. Faults in the bank addressing are detected by the CPU as an ECC fault. Further, bit multiplexing scheme implemented such that the bits accessed to generate a logical (CPU) word are not physically adjacent. This scheme helps to reduce the probability of physical multi-bit faults resulting in logical multi-bit faults; rather they manifest as multiple single bit faults. As the SECDED TCM ECC can correct a single bit fault in a logical word, this scheme improves the usefulness of the TCM ECC diagnostic. Both these features are hardware features and cannot be enabled or disabled by application software. |
| 5 | Clock Monitor | AWR1843 architecture supports Three Digital Clock Comparators (DCCs) and an internal RCOSC. Dual functionality is provided by these modules – Clock detection and Clock Monitoring. DCCint is used to check the availability/range of Reference clock at boot otherwise the device is moved into limp mode (Device still boots but on 10MHz RCOSC clock source. This provides debug capability). DCCint is only used by boot loader during boot time. It is disabled once the APLL is enabled and locked. DCC1 is dedicated for APLL lock detection monitoring, comparing the APLL output divided version with the Reference input clock of the device. Initially (before configuring APLL), DCC1 is used by bootloader to identify the precise frequency of reference input clock against the internal RCOSC clock source. Failure detection for DCC1 would cause the device to go into limp mode. DCC2 module is one which is available for user software. From the list of clock options given in detailed spec, any two clocks can be compared. One example usage is to compare the CPU clock with the Reference or internal RCOSC clock source. Failure detection is indicated to the Master R4F CPU via Error Signaling Module (ESM). |
| 7 | RTI/WD for Master R4F | AWR1843 architecture supports the use of an internal watchdog that is implemented in the real-time interrupt (RTI) module. The internal watchdog has two modes of operation: digital watchdog (DWD) and digital windowed watchdog (DWWD). The modes of operation are mutually exclusive; the designer can elect to use one mode or the other but not both at the same time. Watchdog can issue either an internal (warm) system reset or a CPU non-mask able interrupt upon detection of a failure. The Watchdog is enabled by the bootloader in DWD mode at boot time to track the boot process. Once the application code takes up the control, Watchdog can be configured again for mode and timings based on specific customer requirements. |



www.ti.com SWRS222 – DECEMBER 2018

Table 7-1. Monitoring and Diagnostic Mechanisms for AWR1843 (continued)

| S No | Feature | Description |
|------|--------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 8 | MPU for Master R4F | Cortex-R4F CPU includes an MPU. The MPU logic can be used to provide spatial separation of software tasks in the device memory. Cortex-R4F MPU supports 12 regions. It is expected that the operating system controls the MPU and changes the MPU settings based on the needs of each task. A violation of a configured memory protection policy results in a CPU abort. |
| 9 | PBIST for Peripheral interface SRAMs - SPIs, CANs | AWR1843 architecture supports a hardware programmable memory BIST (PBIST) engine for Peripheral SRAMs as well. PBIST for peripheral SRAM memories can be triggered by the application. User can elect to run the PBIST on one SRAM or on groups of SRAMs based on the execution time, which can be allocated to the PBIST diagnostic. The PBIST tests are destructive to memory contents, and as such are typically run only at boot time. However, the user has the freedom to initiate the tests at any time if peripheral communication can be hindered. Any fault detected by the PBIST results in an error indicated in PBIST status registers. |
| 10 | ECC for Peripheral interface SRAMs – SPIs, CANs | Peripheral interface SRAMs diagnostic is supported by Single error correction double error detection (SECDED) ECC diagnostic. When a single or double bit error is detected the Master R4F is notified via ESM (Error Signaling Module). This feature is disabled after reset. Software must configure and enable this feature in the peripheral and ESM module. ECC failure (both single bit corrected and double bit uncorrectable error conditions) is reported to the Master R4F as an interrupt via ESM module. |
| 11 | Configuration registers protection for Master SS peripherals | All the Master SS peripherals (SPIs, CANs, I2C, DMAs, RTI/WD, DCCs, IOMUX etc.) are connected to interconnect via Peripheral Central resource (PCR). This provides two diagnostic mechanisms that can limit access to peripherals. Peripherals can be clock gated per peripheral chip select in the PCR. This can be utilized to disable unused features such that they cannot interfere. In addition, each peripheral chip select can be programmed to limit access based on privilege level of transaction. This feature can be used to limit access to entire peripherals to privileged operating system code only. These diagnostic mechanisms are disabled after reset. Software must configure and enable these mechanisms. Protection violation also generates an 'aerror' that result in abort to Master R4F or error response to other masters such as DMAs. |
| 12 | Cyclic Redundancy Check –Master SS | AWR1843 architecture supports hardware CRC engine on Master SS implementing the below polynomials. CRC16 CCITT – 0x10 CRC32 Ethernet – 0x04C11DB7 CRC64 CRC 32C – CASTAGNOLI – 0x1EDC6F4 CRC32P4 – E2E Profile4 – 0xF4ACFB1 CRC-8 – H2F Autosar – 0x2F CRC-8 – VDA CAN – 0x1D The read operation of the SRAM contents to the CRC can be done by CPU or by DMA. The comparison of results, indication of fault, and fault response are the responsibility of the software managing the test. |
| 13 | MPU for DMAs | AWR1843 architecture supports MPUs on Master SS DMAs. Failure detection by MPU is reported to the Master R4F CPU core as an interrupt via ESM. DSPSS's high performance EDMAs also includes MPUs on both read and writes master ports. EDMA MPUs supports 8 regions. Failure detection by MPU is reported to the DSP core as an interrupt via local ESM. |
| 14 | Boot time LBIST For BIST R4F Core and associated VIM | AWR1843 architecture supports hardware logic BIST (LBIST) even for BIST R4F core and associated VIM module. This logic provides very high diagnostic coverage (>90%) on the BIST R4F CPU core and VIM. This is triggered by Master R4F boot loader at boot time and it does not proceed further if the fault is detected. |
| 15 | Boot time PBIST for BIST R4F TCM Memories | AWR1843 architecture supports a hardware programmable memory BIST (PBIST) engine for BIST R4F TCMs which provide a very high diagnostic coverage (March-13n) on the BIST R4F TCMs. PBIST is triggered by Master R4F Bootloader at the boot time and it does not proceed further if the fault is detected. |
| 16 | End to End ECC for BIST R4F TCM Memories | BIST R4F TCMs diagnostic is supported by Single error correction double error detection (SECDED) ECC diagnostic. Single bit error is communicated to the BIST R4FCPU while double bit error is communicated to Master R4F as an interrupt so that application code becomes aware of this and takes appropriate action. |



Table 7-1. Monitoring and Diagnostic Mechanisms for AWR1843 (continued)

| S No | Feature | Description |
|------|-----------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17 | BIST R4F TCM bit multiplexing | Logical TCM word and its associated ECC code is split and stored in two physical SRAM banks. This scheme provides an inherent diagnostic mechanism for address decode failures in the physical SRAM banks and helps to reduce the probability of physical multi-bit faults resulting in logical multi-bit faults. |
| 18 | RTI/WD for BIST R4F | AWR1843 architecture supports an internal watchdog for BIST R4F. Timeout condition is reported via an interrupt to Master R4F and rest is left to application code to either go for SW reset for BIST SS or warm reset for the AWR1843 device to come out of faulty condition. |
| 19 | Boot time PBIST for L1P, L1D, L2 and L3 Memories | AWR1843 architecture supports a hardware programmable memory BIST (PBIST) engine for DSPSS's L1P, L1D, L2 and L3 memories which provide a very high diagnostic coverage (March-13n). PBIST is triggered by Master R4F Bootloader at the boot time and it does not proceed further if the fault is detected. |
| 20 | Parity on L1P | AWR1843 architecture supports Parity diagnostic on DSP's L1P memory. Parity error is reported to the CPU as an interrupt. Note:- L1D memory is not covered by parity or ECC and need to be covered by application level diagnostics. |
| 21 | ECC on DSP's L2 Memory | AWR1843 architecture supports both Parity Single error correction double error detection (SECDED) ECC diagnostic on DSP's L2 memory. L2 Memory is a unified 256KB of memory used to store program and Data sections for the DSP. A 12-bit code word is used to store the ECC data as calculated over the 256-bit data bus (logical instruction fetch size). The ECC logic for the L2 access is located in the DSP and evaluation is done by the ECC control logic inside the DSP. This scheme provides end-to-end diagnostics on the transmissions between DSP and L2. Byte aligned Parity mechanism is also available on L2 to take care of data section. |
| 22 | ECC on Radar Data Cube (L3) Memory | L3 memory is used as Radar data section in AWR1843. AWR1843 architecture supports Single error correction double error detection (SECDED) ECC diagnostic on L3 memory. An 8-bit code word is used to store the ECC data as calculated over the 64-bit data bus. Failure detection by ECC logic is reported to the Master R4F CPU core as an interrupt via ESM. |
| 23 | RTI/WD for DSP Core | AWR1843 architecture supports the use of an internal watchdog for BIST R4F that is implemented in the real-time interrupt (RTI) module – replication of same module as used in Master SS. This module supports same features as that of RTI/WD for Master/BIST R4F. This watchdog is enabled by customer application code and Timeout condition is reported via an interrupt to Master R4F and rest is left to application code in Master R4F to either go for SW reset for DSP SS or warm reset for the AWR1843 device to come out of faulty condition. |
| 24 | CRC for DSP Sub-System | AWR1843 architecture supports dedicated hardware CRC on DSPSS implementing the below polynomials. CRC16 CCITT - 0x10 CRC32 Ethernet - 0x04C11DB7 CRC64 The read of SRAM contents to the CRC can be done by DSP CPU or by DMA. The comparison of results, indication of fault, and fault response are the responsibility of the software managing the test. |
| 25 | MPU for DSP | AWR1843 architecture supports MPUs for DSP memory accesses (L1D, L1P, and L2). L2 memory supports 64 regions and 16 regions for L1P and L1D each. Failure detection by MPU is reported to the DSP core as an abort. |
| 26 | Temperature Sensors | AWR1843 architecture supports various temperature sensors all across the device (next to power hungry modules such as PAs, DSP etc) which is monitored during the inter-frame period. ⁽¹⁾ |
| 27 | Tx Power Monitors | AWR1843 architecture supports power detectors at the Tx output. (2) |

⁽¹⁾ Monitoring is done by the TI's code running on BIST R4F. There are two modes in which it could be configured to report the temperature sensed via API by customer application.

- Report the temperature sensed after every N frames
- Report the condition once the temperature crosses programmed threshold.

It is completely up to customer SW to decide on the appropriate action based on the message from BIST R4Fvia Mailbox.

There are two modes in which it could be configured to report the detected output power via API by customer application.

- Report the power detected after every N frames
- Report the condition once the output power degrades by more than configured threshold from the configured.

It is completely up to customer SW to decide on the appropriate action based on the message from BIST R4F.

⁽²⁾ Monitoring is done by the TI's code running on BIST R4F.



Table 7-1. Monitoring and Diagnostic Mechanisms for AWR1843 (continued)

| S No | Feature | Description |
|------|-----------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 28 | Error Signaling Error Output | When a diagnostic detects a fault, the error must be indicated. The AWR1843 architecture provides aggregation of fault indication from internal monitoring/diagnostic mechanisms using a peripheral logic known as the Error Signaling Module (ESM). The ESM provides mechanisms to classify errors by severity and to provide programmable error response. ESM module is configured by customer application code and specific error signals can be enabled or masked to generate an interrupt (Low/High priority) for the Master R4F CPU. AWR1843 supports Nerror output signal (IO) which can be monitored externally to identify any kind of high severity faults in the design which could not be handled by the R4F. |
| 29 | Synthesizer (Chirp) frequency monitor | Monitors Synthesizer's frequency ramp by counting (divided-down) clock cycles and comparing to ideal frequency ramp. Excess frequency errors above a certain threshold, if any, are detected and reported. |
| 30 | Ball break detection for TX ports (TX Ball break monitor) | AWR1843 architecture supports a ball break detection mechanism based on Impedance measurement at the TX output(s) to detect and report any large deviations that can indicate a ball break. Monitoring is done by TIs code running on BIST R4F and failure is reported to the Master R4F via Mailbox. It is completely up to customer SW to decide on the appropriate action based on the message from BIST R4F. |
| 31 | RX loopback test | Built-in TX to RX loopback to enable detection of failures in the RX path(s), including Gain/Noise figure, inter-RX balance, etc. |
| 32 | IF loopback test | Built-in IF (square wave) test tone input to monitor IF filter's frequency response and detect failure. |
| 33 | RX saturation detect | Provision to detect ADC saturation due to excessive incoming signal level and/or interference. |
| 34 | Boot time LBIST for DSP core | AWR1843 device supports boot time LBIST for the DSP Core. LBIST can be triggered by the Master R4F application code during boot time. |



7.1.1 Error Signaling Module

When a diagnostic detects a fault, the error must be indicated. AWR1843 architecture provides aggregation of fault indication from internal diagnostic mechanisms using a peripheral logic known as the error signaling module (ESM). The ESM provides mechanisms to classify faults by severity and allows programmable error response. Below is the high level block diagram for ESM module.




Figure 7-1. ESM Module Diagram



8 Applications, Implementation, and Layout

NOTE

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

Key device features driving the following applications are:

- Integration of Radar Front End and Programmable MCU
- Flexible boot modes: Autonomous Application boot using a serial flash or external boot over SPI.

8.2 Short-Range Radar

8.3 Reference Schematic

Figure 8-1 and show the reference schematic and low-noise LDO circuitry for the AWR1843 device.






Figure 8-1. AWR1843 Reference Schematic



8.4 Layout

The top layer routing, top layer closeup, and bottom layer routing are shown in Figure 8-2, Figure 8-3, and Figure 8-4, respectively.

8.4.1 Layout Guidelines




Figure 8-2. Top Layer Routing




Figure 8-3. Top Layer Routing Closeup







Figure 8-4. Bottom Layer Routing



8.4.2 Stackup Details





9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions follow.

9.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, *AWR1843*). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

X Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.

Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

null Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal

qualification testing.

TMDS Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, ABL0161), the temperature range (for example, blank is the default commercial temperature range). Figure 9-1 provides a legend for reading the complete device name for any AWR1843 device.

For orderable part numbers of *AWR1843* devices in the ABL0161 package types, see the Package Option Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the *AWR1843 Device Errata*.



www.ti.com




Figure 9-1. Device Nomenclature

9.2 **Tools and Software**

Models

AWR1843 BSDL Model Boundary scan database of testable input and output pins for IEEE 1149.1 of the specific device.

AWR1843 IBIS Model IO buffer information model for the IO buffers of the device. For simulation on a circuit board, see IBIS Open Forum.

9.3 **Documentation Support**

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com (AWR1843). In the upper right corner, click the "Alert me" button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

The current documentation that describes the DSP, related peripherals, and other technical collateral follows.

Errata

AWR1843 Device Errata Describes known advisories, limitations, and cautions on silicon and provides workarounds.



9.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community The TI engineer-to-engineer (E2E) community was created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

9.5 Trademarks

E2E is a trademark of Texas Instruments.
ARM, Cortex are registered trademarks of ARM Limited.
All other trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

9.8 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



10 Mechanical, Packaging, and Orderable Information

10.1 Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

CAUTION


The following package information is subject to change without notice.

ABL0161B

PACKAGE OUTLINE

FCBGA - 1.17 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.




EXAMPLE BOARD LAYOUT

ABL0161B

FCBGA - 1.17 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).


NSTRUMENTS

EXAMPLE STENCIL DESIGN

ABL0161B

FCBGA - 1.17 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





10-Jul-2019

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------|--------------|--------------------|------|----------------|----------------------------|----------------------|---------------------|--------------|-----------------------------------------|---------|
| AWR1843ABGABLQ1 | PREVIEW | FC/CSP | ABL | 161 | 1 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | -40 to 125 | AWR1843 IG 502A D 502AD ABL | |
| AWR1843ABGABLRQ1 | PREVIEW | FC/CSP | ABL | 161 | 1000 | TBD | Call TI | Call TI | -40 to 125 | | |
| AWR1843ABSABLQ1 | PREVIEW | FC/CSP | ABL | 161 | 1 | TBD | Call TI | Call TI | -40 to 125 | | |
| AWR1843ABSABLRQ1 | PREVIEW | FC/CSP | ABL | 161 | 1000 | Green (RoHS & no Sb/Br) | SNAGCU | Level-3-260C-168 HR | -40 to 125 | AWR1843 IS 502A D 502AD ABL | |
| XA1843ABGABL | ACTIVE | FC/CSP | ABL | 161 | 1 | TBD | Call TI | Call TI | -40 to 125 | | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Jul-2019

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated