



ATP104

P-Channel Power MOSFET -30V, -75A, 8.4mΩ, Single ATPAK

ON Semiconductor®

<http://onsemi.com>

Features

- Low ON-resistance
- Slim package
- Halogen free compliance
- Large current
- 4.5V drive
- Protection diode in

Specifications

Absolute Maximum Ratings at Ta=25°C


Parameter	Symbol	Conditions	Ratings	Unit
Drain-to-Source Voltage	V _{DSS}		-30	V
Gate-to-Source Voltage	V _{GSS}		±20	V
Drain Current (DC)	I _D		-75	A
Drain Current (PW≤10μs)	I _{DP}	PW≤10μs, duty cycle≤1%	-225	A
Allowable Power Dissipation	P _D	T _c =25°C	60	W
Channel Temperature	T _{ch}		150	°C
Storage Temperature	T _{stg}		-55 to +150	°C
Avalanche Energy (Single Pulse) *1	E _{AS}		130	mJ
Avalanche Current *2	I _{AV}		38	A

Note : *1 V_{DD}=15V, L=100μH, I_{AV}=38A
*2 L≤100μH, Single pulse

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Package Dimensions


unit : mm (typ)
7057-001




Product & Package Information

- Package : ATPAK
- JEITA, JEDEC : -
- Minimum Packing Quantity : 3,000 pcs./reel


Packing Type: TL



Marking



Electrical Connection




ATP104

Electrical Characteristics at Ta=25°C









Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Drain-to-Source Breakdown Voltage	V(BR)DSS	I _D =-1mA, V _{GS} =0V	-30			V
Zero-Gate Voltage Drain Current	I _{DSS}	V _{DS} =-30V, V _{GS} =0V			-1	μA
Gate-to-Source Leakage Current	I _{GSS}	V _{GS} =±16V, V _{DS} =0V			±10	μA
Cutoff Voltage	V _{GS(off)}	V _{DS} =-10V, I _D =-1mA	-1.2		-2.6	V
Forward Transfer Admittance	y _{fs}	V _{DS} =-10V, I _D =-38A		70		S
Static Drain-to-Source On-State Resistance	R _{DS(on)1}	I _D =-38A, V _{GS} =-10V		6.4	8.4	mΩ
	R _{DS(on)2}	I _D =-19A, V _{GS} =-4.5V		9.6	13.5	mΩ
Input Capacitance	C _{iss}	V _{DS} =-10V, f=1MHz		3950		pF
Output Capacitance	C _{oss}			880		pF
Reverse Transfer Capacitance	C _{rss}			610		pF
Turn-ON Delay Time	t _{d(on)}			24		ns
Rise Time	t _r	See specified Test Circuit.		520		ns
Turn-OFF Delay Time	t _{d(off)}			290		ns
Fall Time	t _f			260		ns
Total Gate Charge	Q _g			76		nC
Gate-to-Source Charge	Q _{gs}	V _{DS} =-15V, V _{GS} =-10V, I _D =-75A		18		nC
Gate-to-Drain "Miller" Charge	Q _{gd}			13		nC
Diode Forward Voltage	V _{SD}		I _S =-75A, V _{GS} =0V		-1.02	-1.5





Switching Time Test Circuit



Ordering Information

Device	Package	Shipping	memo
ATP104-TL-H	ATPAK	3,000pcs./reel	Pb Free and Halogen Free





Taping Specification

ATP104-TL-H

1. Packing Format (TL)

Package Name	Carrier Tape Type	Maximum Number of devices contained (pcs)			Packing format	
		Reel	Inner box	Outer box	INNER BOX SD-C-18	OUTER BOX SD-A-18
ATPAK	ATP	3,000	3,000	15,000	1 reels contained Dimensions:mm (external) 340×340×28	5 inner boxes contained Dimensions:mm (external) 355×355×165

Packing method



Reel label

Reel label, Inner box label
(unit:mm)



Outer box label

It is a label at the time of factory shipments. The form of a label may change in physical distribution process.



NOTE (1)

The LEAD FREE * description shows that the surface treatment of the terminal is lead free.


Label	JEITA Phase
LEAD FREE 3	JEITA Phase 3A
LEAD FREE 4	JEITA Phase 3

2. Taping configuration

2-1. Carrier tape size (unit:mm)



2-2. Device placement direction Reel



The one electrode terminals on feed hole side...TL

ATP104

Outline Drawing

ATP104-TL-H



Land Pattern Example



Note on usage : Since the ATP104 is a MOSFET product, please avoid using this device in the vicinity of highly charged objects.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.