

Data Sheet **[LTC4296-1](http://www.analog.com//LTC4296-1.html)**

5-Port SPoE PSE Controller

FEATURES

- ► IEEE 802.3cg-compliant SPoE PSE
- ► Five independent PSE ports
- ► Wide input-supply operating range: 6 V to 60 V
- ► Adjustable source and return electronic circuit breakers
- \triangleright 52 µA (typical) and 51 µA (typical) input supply current in sleep and disabled states, respectively
- ► Charge pump enhances the external, high-side, N-channel MOS-FETs
- ► Supports SCCP with external microcontroller
- ► SPI bus interface with PEC
- ► Voltage, current, and temperature telemetry
- ► Per port power-good comparators
- ► PD sleep, wake-up, and wake-up forwarding support
- ► Available in [48-lead, 7 mm × 7 mm, QFN package](#page-44-0)

APPLICATIONS

- ► Operational technology (OT) systems
- ► Building and factory automation systems
- ► Field instruments and switches
- ► Security systems
- ► Traffic control systems

GENERAL DESCRIPTION

The LTC4296-1 is an IEEE 802.3cg-compliant, five port, single-pair power over Ethernet (SPoE), power sourcing equipment (PSE) controller. SPoE simplifies system design and installation with standardized power and Ethernet data over a single-pair cable. The LTC4296-1 is designed for interoperability with 802.3cg powered devices (PDs) in 24 V or 54 V systems. The LTC4296-1 delivers power using external, low drain-to-source on resistance $(R_{DS(ON)})$, N-channel metal-oxide semiconductor field-effect transistors (MOS-FETs), which minimize voltage drop and ensure application ruggedness.

High-side circuit breakers with foldback, analog current limit (ACL) provide controlled inrush and short-circuit protection. An optional low-side circuit breaker protects the negative output against backfeed faults, and ground faults in nonisolated applications. PD classification via the serial communication classification protocol (SCCP) and maintain full voltage signature (MFVS) ensure that the full operating voltage is only applied to the cable when a PD is present. The SWx pins disconnect port power snubbers during detection and classification. PD initiated sleep and wake-up are supported. The WAKEUP pin supports wake-up forwarding. Telemetry, status, and software control features are accessed via a serial peripheral interface (SPI) bus interface with packet error code (PEC) protection.

The LTC4296-1 provides a versatile SPoE, PSE solution for 10BASE-T1L controllers and switches and can easily be integrated with the Analog Devices, Inc., 10BASE-T1L transceiver portfolio, such as the [ADIN1100](https://www.analog.com/ADIN1100) (physical layer, PHY), [ADIN1110](https://www.analog.com/ADIN1110) (MAC-PHY), and [ADIN2111](https://www.analog.com/ADIN2111) (2-port switch).

 \overline{a}

Figure 1. IEEE 802.3cg-Compliant, SPoE PSE

Rev. 0

[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=LTC4296-1.pdf&product=LTC4296-1&rev=0) [TECHNICAL SUPPORT](http://www.analog.com/en/content/technical_support_page/fca.html)

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TYPICAL APPLICATION

TABLE OF CONTENTS

REVISION HISTORY

1/2023—Revision 0: Initial Version

Specifications apply over the full operating temperature range, and the input supply voltage (V_{IN}) = 6 V and 60 V, unless otherwise noted. Pin voltages are referred to as V_{PIN}, and pin currents are referred to as I_{PIN}, where PIN is the name of pin. All currents into the device pins are positive, and all currents out of the device pins are negative. All voltages are referenced to GND, unless otherwise specified.

Table 1. Electrical Characteristics (Continued)

Table 1. Electrical Characteristics (Continued)

- ¹ Both port and global ADCs have a bipolar input range that is spanned by 11 bits plus a sign bit.
- ² This specification is tested at V_{IN} = 6 V. The operation at V_{IN} = 60 V is guaranteed by design.
- ³ This specification is guaranteed by design.

⁴ This specification does not include the rise or fall time of the SDO. While the fall time (typically 5 ns due to the internal pull-down transistor) is not a concern, the rising-edge transition time, t_{RISE} , is dependent on the pull-up resistance and load capacitance on the SDO pin.

TIMING DIAGRAM

Figure 2. SPI Bus Timing Diagram

ABSOLUTE MAXIMUM RATINGS

This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. The maximum rated junction temperature is exceeded when this protection is active. Continuous operation more than the specified absolute maximum operating junction temperature can impair device reliability or permanently damage the device.

Table 2. Absolute Maximum Ratings

¹ Externally forced voltage absolute maximums. The LTC4296-1 can exceed these during normal operation.

² The LTC4296-1 is tested under pulsed load conditions such that $T_J \approx T_{A}$. The LTC4296-1 is guaranteed over the –40°C to 125°C operating junction temperature range.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JC} is the junctionto-case thermal resistance.

Table 3. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS

Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS

Table 4. Pin Function Descriptions (Continued)

¹ Where x is to 0 through 4.

All tests were performed with $V_{IN} = V_{HSNSPX} = V_{HSNSMX} = 60 V$ at room temperature, unless otherwise noted.

Figure 4. IIN vs. Temperature, All Ports in Power-On State

Figure 5. IIN vs. Temperature, All Ports in Sleep State

Figure 6. IIN vs. Temperature, All Ports in Disabled State

Figure 7. IIN vs. VIN, All Ports in Power-On State

Figure 8. I_{IN} vs. V_{IN}, All Ports in Sleep State

Figure 9. IIN vs. VIN, All Ports in Disabled State

Figure 10. VILIMx vs. Temperature, VIN − VOUTPx = 1 V

Figure 12. VILIMx vs. VIN − VOUTPx

Figure 13. IHSNSMx vs. Temperature, Port in Power-On State

Figure 14. ΔVLSNSx(FCB) vs. Temperature

Figure 15. ISLP(FCB) vs. Temperature

Figure 18. IHGATE_FASTx vs. Temperature

Figure 19. VPULLDOWN_SLOWx vs. Temperature

Figure 20. dVHGATEx/dt vs. Temperature

Figure 21. ΔVLGATE vs. VIN

Figure 22. ILGATE(DWN) vs. Temperature, LGATE Disabled

Figure 24. VAUTO vs. Temperature, Rising Edge

Figure 25. Port Source Current Readback ADC Gain Error vs. Temperature

Figure 26. Port Source Current Readback ADC Offset vs. Temperature

Figure 27. Port Source Current Readback ADC INL

Figure 29. Internal Temperature Sensor Error vs. Temperature

Figure 30. SWx VOL vs. Temperature

Figure 32. VSLEEP vs. Temperature

Figure 33. ISC vs. VOUTPx − VOUTMx, Sleep State

Figure 34. IDISCHARGE vs. Temperature, Settle-Sleep State

Figure 36. I_{SC} vs. Temperature, Sleep State

Figure 37. IWAKEUP(HIGH) vs. Temperature

Figure 39. IVALID vs. VOUTPx − VOUTMx

Figure 41. IVALID vs. Temperature, VOUTPx − VOUTMx = 4.7 V

Figure 42. Timer Tolerance vs. Temperature (tINRUSH_TOL, tLIM_TOL, tOD_TOL, and tRESTART_TOL)

Figure 43. tLIM_SLEEP_TOL vs. Temperature

OVERVIEW

The LTC4296-1 is an IEEE 802.3cg-compliant, SPoE, PSE controller that controls and monitors power delivery for up to five PDs. The complementary data protocol for SPoE is 10BASE-T1L.

With a host microcontroller, the LTC4296-1 provides the circuitry required to implement an IEEE 802.3cg-compliant PSE design. Additional required components include a per port external, N-channel MOSFET and a sense resistor to implement high-side electronic circuit breakers with foldback ACL. An optional low-side, N-channel MOSFET, combined with per port, low-side sense resistors can be used to implement a low-side electronic circuit breaker. The LTC4296-1 application circuit provides the fault tolerance mandated by IEEE 802.3cg, increases system reliability, and minimizes power losses compared to designs with on-board MOSFETs.

The source and return circuit breakers offer protection against the following output faults at the connector:

- ► A short between the two conductors
- ► A short on one conductor or both conductors to an external positive voltage
- ► A short on the positive conductor to ground

The host microcontroller is used to configure the LTC4296-1 for PD classification by writing to the configuration registers using the SPI. The host microcontroller can also communicate with the LTC4296-1 via the SPI to read telemetry, such as port status, port voltages, and currents. The data integrity of the SPI is verified with the PEC feature.

SPoE

SPoE is a standard protocol for sending power over 2-wire Ethernet data cables. SPoE is similar in concept to traditional power over Ethernet (PoE) but differs significantly in definition and implementation. The differences stem mainly from the unique power coupling techniques used in a 2-wire circuit, as opposed to 4-wire and 8-wire, pair-oriented powering techniques of PoE. SPoE enables the simultaneous transmission of power and data over a single conductor pair, for example, balanced twisted pair or coaxial cable (Figure 44).

Single pair Ethernet (SPE) data connections consist of a single pair of wires, AC-coupled at each end to avoid ground loops. Unlike

PoE systems that transmit power common mode to the data, SPoE systems, diplex power and data over a single pair of conductors.

IEEE 802.3cg (SPoE) is an extension of 802.3bu power over data lines (PoDL). The IEEE Standards Association ratified PoDL in 2016. Multiple complementary data standards are already ratified or in development, ranging from 10 Mbps to 10 Gbps and higher. PoDL defines protocols for detecting, classifying, powering, disconnecting, and standby power operation. IEEE 802.3cg was ratified in 2019 to add features targeting long reach protocols, such as 10BASE-T1L, with cable lengths of up to 1 km.

SPoE was tailored to meet building and factory automation market requirements. SPoE also defines the classification-based power delivery protocol for the PSE and PD. Classification ensures PSE and PD compatibility and avoids applying power into a short-circuit or an open-circuit. The PSE performs detection, followed by classification, of the PD before applying the full operating voltage. During classification, the PSE requests information such as class, type, and cable resistance measurement (CRM) support from the PD.

If the PSE determines that the PD is compatible, it applies the full operating voltage to the PD at the medium dependent interface/power interface (MDI/PI). If CRM is supported, the PSE and PD can negotiate allocation of surplus power to the PD. The PSE can skip classification and power up a PD that provides a valid detection signature. A PD providing an invalid detection signature, however, must undergo classification before being powered. A PD is required to present a valid MFVS to remain fully powered. If the PD is disconnected or goes to sleep, the PSE detects the absence of the MFVS and removes the full operating voltage. The PSE removes the output voltage entirely in the event of a fault or short-circuit.

After removing the full operating voltage in the absence of the MFVS, the PSE enters a low power sleep state and provides V_{SI} $_{EPP}$ (3.4 V typical) at the port.

Wake-up functions from sleep are flexible and can flow either upstream (PD initiated) or downstream (PSE initiated). The PD can request restoration of the full operating voltage by presenting a wake-up current signature to the PSE. The PSE can also initiate a wake-up of the PD by providing the full operating voltage after successful classification.

Figure 44. Basic SPoE Architecture

10BASE-T1L Field Switch PSE

The LTC4296-1 provides a solution for 10BASE-T1L field switches that require a PSE at each port.

Classification of the PD connected to each link segment ensures that the overall power provided to the switch is appropriately distributed across the subsystems.

An example of a 10BASE-T1L field switch is shown in Figure 45. The field switch host processor manages the 5× port Ethernet switch (integrated MAC) and the LTC4296-1 over a SPI.

Figure 45. 10BASE-T1L Field Switch PSE

Classification for Discoverable Systems

The SPoE class defines the PSE output voltage range and maximum power sourced or consumed in the system. PoDL comprises Class 0 through Class 15. Class 10 through Class 15 are defined by IEEE 802.3cg for discoverable systems as shown in Table 5 and Table 6. Class 10 through Class 12 provide a 24 V nominal PSE output voltage, as required by many industrial, factory automation, legacy building automation, and wet locations. Each of the three 24 V classes represents a different cabling definition and accompanying maximum power transfer. Class 13 through Class 15 provide a 54 V nominal PSE output voltage, to maximize power transfer without exceeding the safety extra low voltage (SELV). Compatible SPoE, PSE and PD class pairs are shown in Table 7.

PoDL defines the SCCP for classifying a PD. The SCCP uses three basic symbols: initialization, read-slot, and write-slot. Classification is performed in the detection state by the host microcontroller using the SCCP. Refer to the [EVAL-SPoE-KIT-AZ Evaluation Kit User](https://wiki.analog.com/doku.php?do=search&id=start&q=ltc4296-1) [Guide](https://wiki.analog.com/doku.php?do=search&id=start&q=ltc4296-1) (the LTC4296-1 demonstration board) for additional information on how to implement the SCCP with the host microcontroller.

IEEE 802.3cg also supports an optional CRM feature as part of the SCCP. CRM allows a PSE to allocate additional power otherwise allocated for cable loss to a PD when connected through less than the maximum allowed cable resistance.

Table 5. IEEE 802.3cg Class Power Requirements Matrix for PSE and PDs

Table 6. IEEE 802.3cg Class Power Requirements Matrix Example Link Segment Maximum Distances

¹ IEEE 802.3cg limits cable length to 1000 m.

Table 7. PSE and PD Class Compatibility Matrix

USAGE CASES

802.3cg-Compliant PSE

The primary usage case for the LTC4296-1 is an 802.3cg-compliant PSE. With this case, the LTC4296-1 AUTO pin is pulled low and a host operates the LTC4296-1 ports semimanually through the states shown in Figure 46. In each state, the LTC4296-1 controls the port output voltage accordingly.

From a system power-up or device reset, the LTC4296-1 starts in the disabled state. An LTC4296-1 port is enabled by the host and moves on to the idle state. The LTC4296-1 then awaits a command from the host to move on to the next state.

When ready, the host configures the LTC4296-1 port to enter the detection state. Note that the LTC4296-1 checks the port current status before moving on to detection.

When the port is in the detection state, the host sets the LTC4296-1 to the classification state and performs the SCCP with a valid PD. Once the host microcontroller determines that the class of the PD is compatible, it can then command the port to enter the power-up state.

After a successful power-up, the port enters the power-on state and remains there until the LTC4296-1 detects a current overload fault or an MFVS timeout, or the device is instructed by the host to exit power-on when power is no longer available.

If the LTC4296-1 removes power to the port due to an invalid MFVS, it monitors the port voltage discharge in the settle-sleep state.

The LTC4296-1 enters the low power, sleep state after a successful port discharge. In this state, the LTC4296-1 waits for the user, host, or PD to initiate a wake-up before returning to the detection state.

While in the idle, power-on, settle-sleep, or sleep states, the LTC4296-1 monitors the port for current overload fault conditions. If a fault occurs, the LTC4296-1 turns off the port and waits a set time in the overload state before entering the idle state.

A port that fails to exit either the detection or power-up states successfully before the maximum allotted time enters the restart state. The port then waits a set time before re-entering the idle state.

Figure 46. Simplified 802.3cg-Compliant PSE State Sequence (Not to Scale)

Autonomous Mode

For applications that do not require classification, the LTC4296-1 can operate in an autonomous mode without a host controller when the AUTO pin is pulled high. In autonomous mode, the LTC4296-1 powers up any port when a PD presents a valid detection signature. This mode is ideal for applications that only require a basic detection. Power-up can be forced, regardless of the detection signature, by setting the signature override good bit (Register PxCFG1, Bit 0, SIG_OVERRIDE_GOOD).

PORT STATE DESCRIPTIONS

Overview

Every port in the LTC4296-1 implements the PSE state described in the usage cases (see the [802.3cg-Compliant PSE](#page-19-0) section and the Autonomous Mode section). A detailed description of each state is provided in the subsequent sections.

Disabled State

A port starts in the disabled state after a power-on or software reset event. In this state, the high-side MOSFET is turned off, and the port voltage is discharged to less than $V_{DISABLED}$ with an internal pull-down. The port remains in this state until it is enabled by the software enable bit (Register PxCFG0, Bit 0, SW_EN) or if the AUTO pin is high and not masked (Register PxCFG0, Bit 1, HW_EN_MASK). Once enabled, the port enters the idle state.

Idle State

In the Idle state, the port output is biased by the LTC4296-1 to V_{SI} $_{EPP}$. If the output voltage is in the V_{SI} $_{EPP}$ range, the output current is less than the I_{WAKEUP} maximum, and the AUTO pin is high or the software PSE ready is asserted (Register PxCFG0, Bit 6, SW_PSE_READY), the port proceeds to the detection state. If the port current exceeds I_{WAKFUP} for $t_{\text{HM-SLFPP}}$, the port enters the overload state.

Detection State

PD detection is performed in the detection state. During detection, a probing current, $I_{VAI ID}$, is sourced and the port searches for a PD. A PD not requiring classification presents a valid detection signature voltage in the range of 4.05 V to 4.55 V when the PSE sources I_{VAL} _D. Figure 47 shows a typical valid PD detection sequence.

The PSE must accept a PD detection signature as valid when a valid detection signature voltage is present for at least $t_{\text{SIG-HOLD}}$ and must reject voltages less than $V_{BAD-LO-PSF}$ (3.7 V) or greater than $V_{BAD-HI-PSE}$ (5 V), dark shaded regions in Figure 48. The PSE can accept or reject voltages in the undefined ranges between the must-reject and must-accept limits (light shaded regions).

A port exits the detection state after t_{DET} unless the detection timer is disabled (PxCFG0, Bit 11, TDET DISABLE). If the t_{DFT} timer expires without detecting a valid PD signature, the port enters the restart state and then returns to the idle state.

For use cases not requiring classification, the following conditions must be met to proceed to the power-up state:

- ► A valid detection signature is found (or Register PxCFG1, Bit 0, SIG_OVERRIDE_GOOD, is set).
- ► The global software power-good bit is set (Register GCFG, Bit 0, SW_VIN_PGOOD).
- ► The port software power available bit is set (Register PxCFG0, Bit 5, SW_POWER_AVAILABLE). If the port software power available bit is not set, the port goes to the restart state after exiting the detection state.

Figure 47. Typical Valid Detection Sequence Waveform

Figure 48. IEEE 802.3bu Signature Voltage Range

Classification State

Classification is performed in the detection state by the host microcontroller using the SCCP. Refer to the [EVAL-SPoE-KIT-AZ](https://wiki.analog.com/doku.php?do=search&id=start&q=ltc4296-1) [Evaluation Kit User Guide](https://wiki.analog.com/doku.php?do=search&id=start&q=ltc4296-1) (the LTC4296-1 demonstration board) for additional information on how to implement the SCCP with the host microcontroller.

Classification is configured by setting the software PSE ready bit (PxCFG0, Bit6, SW_PSE_READY) and setting the classification mode bit (PXCFG0, Bit 13, SET_CLASSIFICATION_MODE) before entering the detection state. When the classification mode bit is asserted while in the detection state, the port SWx pin pulls low to disable the external, snubber switch MOSFET (M2) of the port.

If the microcontroller determines that a valid PD with a compatible class is present, the port can proceed to the power-up state by setting the port software power available bit (Register PxCFG0, Bit 5, SW_POWER_AVAILABLE) and the end classification bit (Register PxCFG0, Bit 14, END_CLASSIFICATION).

If a PD with a valid signature or a PD with a compatible class is not present, the port can be returned to the idle state via the restart state by clearing the port software power available bit and setting Register PxCFG0, Bit 14, END_CLASSIFICATION.

Power-Up State

In the power-up state, the port ramps up the HGATEx voltage in a controlled manner to limit inrush current. Under normal power-up circumstances, the HGATEx voltage increases until the port reaches $V_{II|IMx}$, or until the maximum HGATEx inrush slew rate, dV_{HGATEx}/dt , is reached. The inrush time (t_{INRUSH}) timer is initiated upon entry of the power-up state.

When the port output voltage has ramped up, the port current decreases, and the HGATEx pin voltage continues rising to fully enhance the external MOSFET. The final gate-to-source voltage for the MOSFET is ΔV_{HGATEx} . Power-up is complete when the voltage between the IN pin and the port OUTPx pin drops to less than the high-side, power-good threshold voltage, ΔV_{OUTPx} pwRGD.

If inrush is not complete within t_{INRUSH} , the port enters the restart state, and the t_{INRUSH} timer done bit of the port is set (Register PxEV, Bit 3, TINRUSH TIMER_DONE). The t_{INRUSH} timer limit is programmable (PxCFG1, Bits[3:2], TINRUSH_TIMER). If the inrush completes within t_{INRUSH} , the port proceeds to the power-on state.

Power-On State

During operation in the power-on state, the high-side output current is continuously monitored and limited by the port current sense ADC and an electronic circuit breaker with foldback ACL, respectively. If the PD does not present a valid MFVS for more than t_{MFVDO} , the port goes to the settle-sleep state and starts discharging the port output voltage to the $V_{\text{SI FFP}}$ range. If the host decides power is not available, it can deassert the port software power

available bit (Register PxCFG0, Bit 5, SW_POWER_AVAILABLE), and the port goes into the restart state.

Settle-Sleep State

In the settle-sleep state, the port output is discharged to V_{SLEEP} by the pull-down current $I_{DISCHARGE}$. If the output voltage discharges to V_{SLEEP} within t_{OFF}, the port goes to the sleep state. A port enters the overload state from the settle-sleep state if it is unable to discharge the port output to V_{SI} FFP within t_{OFF}.

Sleep State

In the sleep state, the port output is maintained at V_{SLEEP} and monitored for a wake-up signature current, I_{WAKFUP} , from the PD. The PSE enters the detection state after a valid wake-up signature is detected for at least t_{WAKEUP} . A wake-up event can also be initiated by the PSE application host microcontroller via the SPI or the WAKEUP pin.

In the sleep state, an internal low dropout (LDO) regulator continues to bias the port output voltage to V_{SLEEP} . A PD in the sleep state consumes less than 100 μA. A PD can request the PSE to reapply the full operating voltage by presenting the wake-up signature current ($I_{\text{WAKEUP PD}}$ from 1.3 mA to 1.8 mA for at least the WAKEUP_PD time (t_{WAKEUP_PD}) of 0.2 ms minimum. If the PSE output current is in the range of I_{WAKEUP} for at least t_{WAKEUP} , the PSE is required to wake up and go to the detection state. A PSE may or may not wake up in response to currents in the 0.5 mA to 1.25 mA range or the 1.85 mA to 2.5 mA range. A PSE does not wake up in response to currents less than 0.5 mA or greater than 2.5 mA (see Figure 49). A port can force a valid PD wake-up signature condition by setting the prebias override good bit (Register PxCFG1, Bit 8, PREBIAS_OVERRIDE_GOOD).

Figure 49. IEEE 802.3bu Wake-Up Current Ranges

A port can disable the PD initiated wake-up by setting the upstream wake-up disable bit in the Port Configuration 0 register (Register PxCFG0, Bit 4, UPSTREAM_WAKEUP_DISABLE).

A port can also be forced to exit the sleep state by setting the software wake-up bit (Register PxCFG0, Bit 2, SW_PSE_WAKE-UP). Alternatively, if the downstream wake-up disable bit (Register PxCFG0, Bit 3, DOWNSTREAM_WAKEUP_DISABLE) is not set, the port can be forced to exit the sleep state by raising the WAKE-UP pin.

Restart State

In the restart state, the port output is biased to V_{SLEEP} . A port waits for at least the restart time $(t_{\sf RESTART})$ before reentering the

idle state. The t_{RESTAT} timer limits are programmable (Register PxCFG1, Bits[5:4], TOD_TRESTART_TIMER).

Overload State

A current overload fault can occur during any state except the disabled state or detection state. This fault causes the port to enter the overload state.

In the overload state, the port high-side MOSFET is turned off, and the port output voltage is discharged to the $V_{DISABI}F$ range. The port waits the overload delay time (t_{OD}) before going to the idle state. The t_{OD} timer limits are programmable (PxCFG1, Bits[5:4], TOD TRESTART TIMER).

Maintain Full Voltage Signature (MFVS)

MFVS detection guarantees that the full operating voltage is applied only when a PD is connected and requires full power. A PD must draw more than 11 mA to ensure it continues to receive the full operating voltage. In the power-on state, a port must consider the MFVS present when the port current exceeds the maximum hold current ($I_{\text{HOLD(MAX)}}$) of 10 mA for at least t_{MFVS} . The port MFVS is absent when the port current drops to less than the minimum hold current ($I_{HOLD(MIN)}$) of 2.5 mA for at least t_{MFVDO}. A port can consider the MFVS present or absent when the port current is in the I_{HOLD} range (Figure 50). If the MFVS is absent, the port enters the settle-sleep state and discharges the port output voltage to the V_{SLEEP} range.

Figure 50. IEEE 802.3bu MFVS Current Ranges

The LTC4296-1 offers a number of advanced power management features. The WAKEUP pin can be used as a hardware interrupt to indicate a PD initiated wake-up or to forward a wake-up request, both of which can be disabled through the SPI. The LTC4296-1 also has a low current deep sleep mode that is useful in battery-powered applications when all the ports are either in the disabled or sleep state.

A port can be forced to stay in the power-on state if the MFVS is absent by disabling the t_{MFVDO} timer (Register PxCFG0, Bit 7, TMFVDO_TIMER_DISABLE).

The MFVS threshold of a port is programmable (Register PxADCCFG, Bits[7:0], MFVS_THRESHOLD). The following equation gives the optimum code as a function of the high-side sense resistor, R1, and the value is rounded to the nearest integer:

MFVS Threshold Code = 62.5 × *R1* (1)

The LTC4296-1 communicates with the system host using the SPI. The \overline{CS} input allows the host to select the end device at a time for serial communication when multiple end devices share a common SPI bus.

SPI Clock Phase and Polarity

The LTC4296-1 operates in SPI Mode 3 (SCK polarity (CPOL) = 1, clock phrase (CPHA) = 0, and idle $CLK = 1$). Consequently, data on the SDI must be stable during the rising edge of SCK as shown in [Figure 51](#page-23-0) and [Figure 52](#page-23-0) (write and read, respectively).

Data Transfers

Every command (read or write) is 1 byte long consisting of 7 bits of address and 1 read and/or write bit. Every register value is 2 bytes long. The command and data are transferred with the MSB first.

On a write, the data value on the SDI is latched into the device on the rising edge of the SCK [\(Figure 51](#page-23-0)). Similarly, on a read, the data value output on the SDO is valid during the rising edge of the SCK and transitions on the falling edge of the SCK ([Figure 52\)](#page-23-0). CS must remain low for the entire duration of a command sequence, including between a command byte and subsequent data.

PEC Byte

The PEC byte is a cyclic redundancy check (CRC) value calculated for all the bits in a register group in the order the bits are passed, using the initial PEC value of 0x41, and this characteristic polynomial, $x^8 + x^2 + x + 1$.

To calculate the 8-bit PEC value, take the following steps:

- **1.** Initialize the PEC to 0x41.
- **2.** For each data bit (DIN) coming into the register group, set IN0 = DIN XOR PEC, Bit 7, and then $IN1 = PEC0 XOR IN0$, and $IN2 =$ PEC1 XOR IN0.
- **3.** Update the 8-bit PEC as PEC7 = PEC6, PEC6 = PEC5 ... $PEC3 = PEC2$, $PEC2 = IN2$, $PEC1 = IN1$, and $PEC0 = IN0$.
- **4.** Go back to Step 2 until all data is shifted. The 8-bit result is the final PEC byte.

For a given SPI transaction, the PEC byte is calculated over the entire command byte, which includes the address and a read and/or write bit, using the previous steps. The PEC byte is then reinitialized to 0x41 for subsequent data-word reads or writes. The PEC byte is calculated for each data-word separately.

The LTC4296-1 calculates a PEC byte for any command or data received and compares it with the PEC byte received following the command or data. The command or data is regarded as valid only if the PEC bytes match. For a SPI read operation, the LTC4296-1 attaches the calculated PEC byte at the end of the data it shifts out on the SDO pin.

Serial data transactions with an invalid command byte sequence or PEC byte result in the command fault bit (Register GFLTEV, Bit 3, COMMAND_FAULT) or the PEC fault bit (Register GFLTEV, Bit 2, PEC_FAULT), respectively, being set in the global fault event register. The global command register can also be used to protect the registers from unintended writes by writing a code to disable the write access to the register map. To enable write access after

a reset event, the host must first unlock the LTC4296-1 by writing the unlock key to the global command register (Register GCMD, Bits[7:0], WRITE_PROTECT). See the register descriptions found in [Table 8](#page-26-0) through [Table 13](#page-28-0).

[Sample Code](#page-24-0) provides a pseudo code implementation of the SPI write and read operations with PEC.

Figure 52. SPI Read

SAMPLE CODE

Pseudo Code Implementation of SPI Write and Read Operations with PEC

```
//*************************************************************************** 
// Copyright 2022 Analog Devices, Inc. 
// All rights reserved. 
// 
// EXAMPLE: LTC4296-1 SPI PEC Calculation and Read/Write Transactions in C 
//**************************************************************************/ 
uint8 t get pec byte(uint8 t data, uint8 t seed)
{ 
 uint8 t pec = seed;
 uint8 t din, in0, in1, in2;
  int bit; 
  for(bit=7; bit>=0; bit--)
\left\{\begin{array}{c} \end{array}\right\}din = (data \rightarrow bit) & 0x01;in0 = din \land ( (pec>>7) & 0x01);
   in1 = in0 \land ( pec & 0x01);
   in2 = in0 \land ( (pec>>1) & 0x01 );
  pec = (pec \ll 1);pec \&= \sim (0 \times 07);pec = pec \mid in0 \mid (in1<<1) \mid (in2<<2); } 
  return pec; 
}
void example write(uint8_t register_address, uint16_t value)
{ 
 uint8 t tx buf[5];
  // command byte: register address with r/w bit 
  tx buf[0] = (register address << 1) & ~(0x01); // r/w bit = 0 for write
   // pec byte from command byte 
  tx buf[1] = get pec byte(tx buf[0], 0x41);
   // data word: 2 bytes, MSB first 
  tx buf[2] = value >> 8; // MSB
  tx buf[3] = value & 0xFF; // LSB
   // pec byte from data word by using pec calculation twice 
  uint8 t intermediate = get pec byte(tx buf[2], 0x41);
  tx buf[4] = get pec byte(tx buf[3], intermediate);
  // transmit 5 bytes on spi bus 
  spi tx(tx buf, 5);
}
uint16 t example read(uint8 t register address)
{ 
 uint8 t tx buf[2];
  uint8 t rx buf[3];
   // command byte: register address with r/w bit 
  tx buf[0] = (register address \langle\langle 1 \rangle | 0x01;
  // pec byte from command byte
```
SAMPLE CODE

```
tx\_buf[1] = get\_pec\_byte(tx\_buf[0], 0x41); // transmit command byte and pec byte 
  spi_tx(tx_buf,2); 
 // receive data word and pec byte into rx buf
  spi_rx(rx_buf,3); 
  // construct register value from received data word 
 uint16_t register_value = ((uint16_t)rx_buf[0] << 8) | (uint16_t)rx_buf[1];
  return register_value; 
}
//**************************************************************************/
```
In the access column of Table 8, R means read only. No effect on the write operation, no effect on the read operation, and reads back the current value. R/W means read and write. Write changes the value to the written value, and read has no effect and reads back the current value. Write 1 to clear means if the bit in the written value is 1, that bit is set to 0, or the bit is not affected. Write 1 to clear has no effect on the read operation and reads back the current value. W means write only. Write changes the value to the written value, and read has no effect, and the read back value is undefined and/or a don't care.

Note that register addresses not listed in Table 8 are reserved and must not be written to.

Table 8. Register Map

Table 8. Register Map (Continued)

GLOBAL EVENTS

Table 9. GFLTEV (Register Address 0x02): Global Fault Event Register, Read/Write 1 to Clear, and Indicates Presence of Global Level Faults

Table 9. GFLTEV (Register Address 0x02): Global Fault Event Register, Read/Write 1 to Clear, and Indicates Presence of Global Level Faults (Continued)

Table 10. GFLTMSK (Register Address 0x03): Global Fault Event Mask Register, Read/Write, Provides Mask for the Global Level Fault Events

GLOBAL STATUS

Table 11. GCAP (Register Address 0x06): Global Capability Register, Read Only, Presents Supported Features of the PoDL Standard

Table 12. GIOST (Register Address 0x07): Global Status Register, Read Only, Presents Status of the Inputs and Outputs

GLOBAL COMMAND

Table 13. GCMD (Register Address 0x08): Global Command Register, Read/Write, Entry Point for the Host to Configure the Chip

CONFIGURATION

Table 14. GCFG (Register Address 0x09): Global Configuration Register, Read/Write, Enables the Host to Configure Global Functions

Table 14. GCFG (Register Address 0x09): Global Configuration Register, Read/Write, Enables the Host to Configure Global Functions (Continued)

GLOBAL ADC

Table 16. GADCDAT (Register Address 0x0B): Global ADC Data Register, Read Only, Allows the Host to Read the Latest Global ADC Measurement

PORT X EVENTS

Table 17. PxEV (Register Address 0xx0): Port x Event Register, Read/Write 1 to Clear, Indicates Presence of Port x Events

PORT X STATUS

Table 18. PxST (Register Address 0xx2): Port x Status Register, Read Only, Provides Status of Port x Events

PORT X CONFIGURATION

Table 19. PxCFG0 (Register Address 0xx3): Port x Configuration Register 0, Read/Write, Provides Port x Configuration

Table 19. PxCFG0 (Register Address 0xx3): Port x Configuration Register 0, Read/Write, Provides Port x Configuration (Continued)

Table 21. PxADCCFG (Register Address 0xx5): Port x ADC Configuration Register, Read/Write, Provides Port x ADC Configuration

PORT X DIAGNOSIS

OVERVIEW

Figure 53 shows a typical LTC4296-1 circuit for one of five ports. The high-side, electronic circuit breaker with foldback ACL of each port controls inrush current during power-up and protects against output faults. The circuit breaker controls the gate-to-source voltage of the N-channel, M1 MOSFET with the HGATEx and OUTPx pins while monitoring the voltage of the R1 current-sense resistor with the HSNSPx and HSNSMx pins. The port power snubber (R3 + R4, and C4) stabilizes the ACL, and it is disconnected by the M2 MOSFET during classification. The auxiliary snubber (R5 and

C5) provides a well-defined AC impedance when the M2 switch is disabled. The M3 MOSFET is driven by the host microcontroller to assert a logic low during the SCCP write operation. The Q1 NPN transistor limits the voltage sensed by the microcontroller during the SCCP.

Power controlled by the LTC4296-1 and data from a PHY, such as the [ADIN1100](https://www.analog.com/ADIN1100), are coupled to the port through a power-coupling network circuit. A common-mode choke (CMC) and diplexer inductors comprise the power-coupling network, which is further discussed in the [Power-Coupling Network Selection](#page-36-0) section.

Figure 53. Typical LTC4296-1 Circuit (One of the Five Ports Is Shown)

POWER SUPPLY

When selecting a power supply, the tolerance of the supply and the voltage drops across the power path components at the highest PD load must fall within the V_{PSF} range specified in [Table 5](#page-18-0) for the desired Class. The LTC4296-1 is designed to service up to five ports that share the same voltage class (20 V to 30 V or 50 V to 58 V).

To ensure data integrity, the PSE power supply at the LTC4296-1 input must meet ripple specifications as required by IEEE 802.3cg. Ripple must be measured at the medium dependent interface (MDI) connector with a digital storage oscilloscope (DSO) using the AC-coupled 100 Ω resistor and scope probe shown in Figure 54. The observed ripple must be less than 0.1 V p-p within a bandwidth of 1 kHz to 10 MHz. The observed ripple is then post processed with a transfer function $H(f)$ given by the following equation and must be less than 0.01 V p-p within a bandwidth of 1 kHz to 10 MH_z.

$$
H(f) = \frac{f}{\sqrt{f^2 + f_0^2}}
$$
 (2)

where f_0 = 100 kHz.

Figure 54. Power Supply Ripple Measurement Setup (C_{IN} Is the Input Capacitance, and RIN Is the Input Resistance.)

EXTERNAL COMPONENT SELECTION

Typical application components for Class 10 to Class 14 are shown in the [Figure 55](#page-35-0). Typical application components for Class 15 are shown in [Figure 56.](#page-36-0) Additional guidance on selecting components is provided in the following sections.

Capacitor Selection

The LTC4296-1 IN pin operates from an input voltage from 6 V to 60 V. Place a low equivalent series resistance (ESR) decoupling capacitance (C1) of at least 1 μF from IN to GND. Common ceramic capacitors have significant voltage coefficients; the capacitance is reduced as the applied voltage increases. To minimize this problem, the IN pin bypass capacitor must be rated X7R and twice the maximum operating voltage.

The LTC4296-1 generates its own internal supplies at the INT and CPO pins. Place a 470 nF, 6.3 V decoupling capacitor (C3) from

INT to GND and place a 1 nF, 16 V decoupling capacitor (C2) from CPO to IN. The C4, C5, C6, C7, C8, and C9 capacitors must have proper supply voltage ratings for the class applications.

Input Transient Voltage Suppressor (TVS) Selection

A TVS (D1) connected between IN and GND helps protect the LTC4296-1 (and any other device on this rail) from overvoltage due to a supply spike during a cable surge or forced backfeed voltages. The TVS clamp voltage and power rating must meet the surge current requirements and maximum voltage ratings of the devices on the rail.

High-Side MOSFET Selection

The LTC4296-1 foldback ACL feature reduces the port current-limit threshold voltage when the drain-to-source voltage (V_{DS}) of the MOSFET exceeds 12 V. Foldback can be disabled by setting the port foldback disable bit (Register PxCFG0, Bit 9, FOLDBACK_DIS-ABLE). A port high-side N-channel MOSFET (M1) with an adequate safe operating area (SOA) consistent with the foldback ACL profile shown in [Figure 12](#page-10-0) must be used to ensure reliability during inrush and short-circuit conditions. Divide the foldback ACL profile senseresistor voltage with the R1 sense-resistor value of the port for comparison against the MOSFET SOA curve current. The MOSFET SOA curve current must be less than the scaled foldback ACL curve current for t_{INRUSH} and t_{IIM} and the maximum operating ambient temperature of the system.

Additional considerations when selecting a MOSFET are $R_{DS(ON)}$ and V_{DS} . Low $R_{DS(ON)}$ minimizes heat losses for port DC currents. The maximum rated \dot{V}_{DS} of the MOSFET must exceed the peak power-supply voltage.

[Figure 55](#page-35-0) and [Figure 56](#page-36-0) provide a high-side, N-channel MOSFET recommendation that meets the SOA requirements for each respective class.

High-Side Sense-Resistor Selection

The LTC4296-1 is designed to work with a range of sense resistors that are required to meet the power class requirements of the IEEE 802.3cg. A sense resistor for each port sets the respective high-side ACL current threshold (I_{LIM}) of the port per the following equation:

$$
R1 < V_{\parallel\perp\parallel M} \langle \Omega \rangle \tag{3}
$$

The ACL threshold must be in the $I_{\text{PI}(\text{MAX})}$ < I_{LIM} < 1.41 x $I_{\text{PI}(\text{MAX})}$ range.

Figure 55. LTC4296-1 802.3cg Class 10 Through Class 14 Application

Figure 56. LTC4296-1 802.3cg Class 15 Application

The sense resistors must have ±1% tolerance or better and no more than a ±200 ppm/°C temperature coefficient. Appropriate wattage must be selected for the sense resistors per the following equation:

$$
P_{R1} > 2 \times (V_{\frac{\mu}{\mu M x}})^2 / R1 \, (W) \tag{4}
$$

It is good practice to select a power rating for at least double the resistor application power.

[Figure 55](#page-35-0) and Figure 56 provide a high-side sense-resistor value and power rating for each 802.3cg power class.

Refer to the [Layout Guidelines](#page-40-0) section for proper Kelvin sensing with the sense resistor.

Power-Coupling Network Selection

Power and data are coupled together at the MDI through a power coupling network (PCN). The PHY is AC-coupled through a data transformer (T1). The PSE DC power is coupled on to the differential data lines through the differential mode inductor (DMI), L1. The CMC (L2) blocks common-mode signals at the MDI.

The DMI (L1) and CMC (L2) must be selected to meet the droop, return loss, and mode conversion specifications as defined in the IEEE 802.3cg for the respective maximum power class.

[Figure 55](#page-35-0) shows a PHY-side PCN topology; power is injected through the DMI (L1) on the PHY side of the CMC (L2). Power and data are passed through the CMC. DC blocking capacitors (C8 and C9) with balancing resistors (R8 and R9) prevent the SPoE DC current from passing through the T1 transformer. This topology is recommended for Class 10 through Class 14.

[Figure 56](#page-36-0) shows a line-side (cable-side) PCN topology for Class 15; power is injected through the DMI (L1) on the line-side of the PHY CMC (L3). L2 is the power path CMC, and L3 is the data-only CMC. The C8 and C9 capacitors block the SPoE DC current from flowing through the T1 transformer.

Output-Power Snubber Selection

An output-power snubber, comprised of a 2.2 μF, X7R capacitor (C4) in-series with a resistance (R3 + R4) from the OUTP to OUTM pins of each port is required for current-limit stability during startup or overload. The C4 voltage rating must be at least twice the maximum operating voltage to account for capacitor voltage coefficients. For calculating R3 resistance, use the following equation:

$$
R3 = 2 \times \sqrt{\frac{L_{DIFF}}{C4} - R4} \tag{5}
$$

where L_{DIFF} is the differential inductance seen at the MDI. If L1 is a DMI (coupled inductor), use the calculated differential inductance of four times the single winding inductance.

Note that the 5 Ω resistor (R4) limits the current through M2. Choose the nearest 5% resistor values.

Low-Side Circuit Breaker Selection

A low-side circuit breaker can be implemented if protection against excessive low-side currents is required. This low-side circuit breaker disconnects the ground connection to all ports. See [Figure 57.](#page-38-0)

The low-side circuit breaker controls the N-channel MOSFET (M4) gate-to-source voltage with the LGATE and LSRC pins. M4 is fully enhanced when the first port enters the idle state. Low-side current is monitored with the voltage across the R2 sense resistor measured at the LSNSx and OUTMx pins. Port 1 and Port 2 share the LSNS1/LSNS2 sense pin, and Port 3 and Port 4 share the LSNS3/ LSNS4 sense pin. A low-side current causing any of the low-side, sense-resistor voltage to exceed ∆V_{LSNSx(FCB)} for t_{LSNS_FAULT} trips the circuit breaker; all LTC4296-1 ports that are out of the disabled state are forced to the overload state.

The low-side R2 sense resistor of each port sets the low-side circuit breaker current threshold for that port. This current threshold must be set for over 50% higher than the high-side ACL threshold for

the corresponding port. To calculate the R2 value, use the following equation:

$$
R2 = \langle \Delta V_{LSNSX(FCB)(MIN)} | I_{CB} (\Omega) \rangle
$$
 (6)

where *I_{CB}* is the circuit breaker current threshold.

Appropriate wattage must be selected for the sense resistors per the following equation:

$$
P_{R2} > 2 \times (\Delta V_{LSNSX(FCB)(MAX)})^2 / R2 \text{ (W)} \tag{7}
$$

It is good practice to select a power rating for at least double the resistor application power.

Refer to the [Layout Guidelines](#page-40-0) section for proper Kelvin sensing with the sense resistor.

[Figure 58](#page-39-0) provides the recommended R2 resistor values and power ratings per the maximum port power class. Refer to the [Layout](#page-40-0) [Guidelines](#page-40-0) section for the proper Kelvin sense layout with the low-side sense resistor.

The low-side circuit breaker MOSFET must have an adequate V_{DS} rating for the maximum system application and fault conditions. Because this MOSFET is for fast circuit breaking and not current limiting, high SOA is not required compared to the high-side MOS-FET. Low $R_{DS(ON)}$ helps minimize losses.

An internal switch from LSNS0 to GND establishes a return path for all the OUTMx pins to ground when the low-side MOSFET is disabled, for example disabled or deep sleep. $R_{SIP+LSNS0}$ is the on resistance for the deep-sleep return. The deep-sleep return switch is always on unless the low-side circuit breaker trips, or an overcurrent fault occurs and turns back on after a restart delay.

MDI FAULT TOLERANCE

Most applications with isolation only require the high-side circuit breaker as shown in [Figure 1](#page-0-0). For applications requiring MDI fault tolerance from an external positive or negative, forced voltage at the MDI, [Figure 58](#page-39-0) provides a protection solution.

A rectifying circuit or device before the IN pin protects components at the supply from a positive backfeed voltage greater than the supply voltage.

The low-side circuit breaker, C10 capacitor, D2 current steering diode, D3 current steering diode, and D1 TVS protect the PSE from negative voltages at the MDI. When a forced negative voltage is applied, the current through M1 is limited by the port foldback ACL, and D2 provides a return path for the remaining low-side current through M4. When the low-side circuit breaker trips, M4 is open and capacitor C10 absorbs the inductive kickback. D2 continues to conduct until C10 is charged to the forced negative voltage. High voltage ringing at LSNSx is steered by D3 to the TVS D1. All ports are held in the overload state during this fault.

Figure 57. Low-Side Circuit Breaker

Figure 58. LTC4296-1 PSE Port with MDI Fault Tolerance

LAYOUT GUIDELINES

Refer to the [EVAL-SPoE-KIT-AZ Evaluation Kit User Guide](https://www.analog.com/EVAL-SPoE-KIT-AZ) for the layout reference. Standard power layout guidelines apply to the LTC4296-1, such as placing the decoupling capacitors for the IN, V_{INT} , and CPO supplies near their respective supply pins, use of ground planes, and use of wide traces wherever there are significant currents.

Kelvin Sense

Kelvin-sense connections to the current-sense resistors must always be used to ensure that the specified current-threshold accuracy is achieved. Figure 59 shows an example of proper Kelvin sensing for the high-side sense pins, HSNSPx and HSNSMx, to the respective sense resistor.

Figure 59. HSNSPx and HSNSMx Pin Kelvin Connection

For applications that implement the optional low-side circuit breaker, care must be taken to minimize stray currents at the shared Kelvin signal LSNS1/LSNS2 between Port 1 and Port 2, and LSNS3/LSNS4 between Port 3 and Port 4. The OUTM1, OUTM2, OUTM3, and OUTM4 pins must also have proper Kelvin sense to the respective sense resistor (see Figure 60).

Figure 60. Shared LSNS1/LSNS2 and OUTM1 and OUTM2 Pins Example Kelvin Sense Layout

For the LSNS0 and OUTM0 signals, use the same Kelvin-sense technique as shown for HSNSPx and HSNSMx in Figure 59.

DATA CONVERTERS

Internal Temperature Sensor

The internal junction temperature can be measured by programming the global ADC configuration register to select the temperature sensor as the ADC input and enable the ADC for single-shot or continuous mode measurement (Register GADCCFG, Bits[4:0], GADC_SEL and Register GADCCFG, Bits[6:5], GADC_SAM-PLE_MODE, respectively). The ADC results are available in the global ADC data register when the measurement is completed (Register GADCDAT, Bits[11:0], GADC) after approximately 3.6 ms and is updated every 1.8 ms thereafter in continuous mode. The LTC4296-1 sets the GADC new data bit (Register GADCDAT, Bit 12, GADC NEW) when the new measurement is available to read. TheT $_{\rm J}$ readout in $^{\circ}{\rm C}$ can be determined by the following equation:

$$
T_J = \frac{GADC, Bits[11:0] - 2048}{4} - 273.15
$$
 (8)

Port, High-Side Current Readback

The port, high-side, current-sense resistor voltage can be measured by reading the port ADC result register (Register PxADCDAT, Bits[11:0], SOURCE_CURRENT) while in the power-up and poweron states. The port ADC result register is updated every 1.8 ms. To determine the expression for the source current (I_{SOLRCF}) readout as a function of the high-side, current-sense resistor (R1), use the following equation:

$$
I_{SOURCE}(A) =
$$

\n
$$
\frac{(SOURCE_CURRENT, Bits[11:0] - 2048) \times 10}{R1}
$$
 (9)

Port, Low-Side Current Readback

The port, low-side current ($I_{RFTJIRN}$) sense-resistor voltage can be measured by programming the global ADC configuration register to select a port, low-side current as the ADC input and enable the ADC for single-shot or continuous mode measurement (Register GADCCFG, Bits[4:0], GADC_SEL and Register GADCCFG, Bits[6:5], GADC_SAMPLE_MODE, respectively). The ADC results are available in the global ADC data register when the measurement is completed (Register GADCDAT, Bits[11:0], GADC) after approximately 3.6 ms and are updated every 1.8 ms thereafter in continuous mode. To determine the expression for current as a function of the high-side, current-sense resistor (R2), use the following equation:

$$
I_{RETURN}(A) = \frac{(GADC, Bits[11:0] - 2048) \times 100 \mu V}{R2}
$$
(10)

Input and Port Output Voltage Readback

 V_{IN} and the port output voltage (V_{PORT}) can be measured by programming the global ADC configuration register. Select the V_{IN} input voltage or the port output voltage ($V_{\text{PORT}} = V_{\text{OUTMx}} - V_{\text{OUTMx}}$) as the ADC input and enable the ADC for single-shot or continuous mode measurement (Register GADCCFG, Bits[4:0], GADC_SET and Register GADCCFG, Bits[6:5], GADC_SAMPLE_MODE, respectively). High-gain or low-gain resolution can be selected in continuous mode. The ADC results are available in the global ADC data register when the measurement is completed (Register GADC-DAT, Bits[11:0], GADC) after approximately 3.6 ms and is updated every 1.8 ms thereafter in continuous mode. To determine the expression for the input and port output voltage, use the following equations:

Low-Gain VIN (V), *VPORT* (V) = (*GADC, Bits[11:0]* − 2048) x 35.2 mV (11)

High-Gain VIN (V), *VPORT* (V) = (*GADC, Bits[11:0]* − 2048) x 17.6 mV (12)

ISOLATION CONSIDERATIONS

Traditional IEEE 802.3 multipair Ethernet specifications require that network segments (including PoE circuitry) be electrically isolated from the chassis ground of each network interface device. However, IEEE 802.3bu (PoDL) and IEEE 802.3cg (SPoE) only require PDs provide at least 1 MΩ isolation between all accessible external conductors and the MDI, when measured using $5 V ± 20$ %. Both of these standards also require that all equipment complies with local, state, national, and application-specific standards, such as the applicable sections of IEC 61010-1 or IEC 62368-1:2018.

For simple devices with no electrically conducting pins other than the twisted-pair Ethernet MDI, the isolation requirement can be met by using a nonconductive chassis enclosure.

For SPoE applications that require galvanic isolation from chassis, an isolated power supply must be used to power the LTC4296-1 and SPoE. Any input/output crossing the isolation must have some form of high-voltage tolerant coupling. Proper layout techniques must be implemented to maintain the high voltage isolation on the PCB.

LOW-DROOP APPLICATIONS

Figure 61 shows a high-current application circuit suitable for use cases where the PHY transmitter droop requirement is 10% as opposed to the 25% requirement for IEEE 802.3cg.

Figure 61. High-Current, Low-Droop Application Circuit

CLASS 14 TYPICAL APPLICATION

Figure 62 shows the IEEE 802.3cg Class 14 PSE.

Figure 62. IEEE 802.3cg Class 14 PSE

RELATED PARTS

Table 24. Related Parts

OUTLINE DIMENSIONS

RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED

Figure 63. 48-Lead, 7 mm x 7 mm, Plastic QFN (05-08-7073) Dimensions shown in millimeters

Updated: December 03, 2022

ORDERING GUIDE

¹ LTC4296AUK-1#PBF is a RoHS compliant part.

OUTLINE DIMENSIONS

EVALUATION BOARDS

Table 25. Evaluation Boards

¹ Z = RoHS-Compliant Part.

