





ADS1130

SBAS458-JUNE 2009

www.ti.com

18-Bit Analog-to-Digital Converter For Bridge Sensors

FEATURES

- 18-Bit Noise-Free Resolution
- Complete Front-End for Bridge Sensor
- Onboard Gain of 64
- Onboard Oscillator
- Selectable 10SPS or 80SPS Data Rates
- Simultaneous 50Hz and 60Hz Rejection at 10SPS
- External Voltage Reference up to 5V for Ratiometric Measurements
- Simple, Pin-Driven Control
- Two-Wire Serial Digital Interface
- Tiny TSSOP-16 Package
- Supply Range: 2.7V to 5.3V

APPLICATIONS

- Weigh Scales
- Strain Gauges


DESCRIPTION

The ADS1130 is a precision, 18-bit analog-to-digital converter (ADC). With an onboard low-noise gain amplifier, onboard oscillator, and precision 18-bit delta-sigma ADC, the ADS1130 provides a complete front-end solution for bridge sensor applications including weigh scales and strain gauges.

The low-noise amplifier has a gain of 64, supporting a full-scale differential input of ± 39 mV. The delta-sigma ADC has 18-bit effective resolution and is comprised of a third-order modulator and fourth-order digital filter. Two data rates are supported: 10SPS (with both 50Hz and 60Hz rejection) and 80SPS. The ADS1130 can be put into a low-power standby mode or shut off completely in power-down mode.

All of the features of the ADS1130 are controlled by dedicated pins; there are no digital registers to program. Data are output over an easily-isolated serial interface that connects directly to the MSP430 and other microcontrollers.

The ADS1130 is available in a TSSOP-16 package and is specified for operation from -40° C to $+85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

	ADS1130	UNIT
AVDD to AGND	-0.3 to +6	V
DVDD to DGND	-0.3 to +6	V
AGND to DGND	-0.3 to +0.3	V
logut ourrest	100, momentary	mA
Input current	10, continuous	mA
Analog input voltage to AGND	-0.3 to AVDD + 0.3	V
Digital input voltage to DGND	-0.3 to DVDD + 0.3	V
Maximum junction temperature	+150	°C
Operating temperature range	-40 to +85	°C
Storage temperature range	-60 to +150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



www.ti.com

ELECTRICAL CHARACTERISTICS

All specifications at $T_A = +25^{\circ}C$, AVDD = DVDD = REFP = +5V, and REFN = AGND, unless otherwise noted.

PAR	AMETER	CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUTS						
Full-scale input volta	age (AINP – AINN)			$\pm 0.5 V_{REF}/64$		V
Common-mode inpu	ut range		AGND + 1.5V		AVDD – 1.5V	V
Differential input cur	rent			±2		nA
SYSTEM PERFORI	MANCE	- 1	I			
Resolution		No missing codes	18			Bits
		SPEED = high		80		SPS
Data rate		SPEED = low		10		SPS
Digital filter settling	time	Full settling		4		Conversion
Integral nonlinearity	(INL)	Differential input, end-point fit		±20		ppm of FSF
Input offset error	<u> </u>			±120		ppm of FSF
Input offset drift				±10		nV/°C
Gain error				±1		%
Gain drift				±5		ppm/°C
Normal-mode reject	ion	f _{IN} = 50Hz or 60Hz ±1Hz, f _{DATA} = 10SPS		90		dB
Common-mode reje		at dc		100		dB
·		f _{DATA} = 10SPS		300		nV _{PP} ⁽¹⁾
Input-referred noise		f _{DATA} = 80SPS		500		nV _{PP} ⁽¹⁾
Power-supply reject	ion	at dc		100		dB
VOLTAGE REFERI						
Voltage reference in		$V_{REF} = REFP - REFN$	1.5	AVDD	AVDD + 0.1V	V
Negative reference input (REFN)			AGND – 0.1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	REFP – 1.5	V
Positive reference input (REFP)			REFN + 1.5		AVDD + 0.1	V
Voltage reference input current			KEIN + 1.5	10	AVDD + 0.1	nA
	iput current			10		IIA
DIGITAL	M		0.7 DVDD		DVDD + 0.1	V
	V _{IH}		DGND		0.2 DVDD + 0.1	V V
Logic levels	VIL				0.2 DVDD	V
	V _{OH}	$I_{OH} = 1mA$	DVDD - 0.4		0.0.0\/DD	-
	V _{OL}	$I_{OL} = 1mA$			0.2 DVDD	V
Input leakage	"	0 < V _{IN} < DVDD			±10	μΑ
Serial clock input fre	equency (f _{SCLK})				5	MHz
POWER SUPPLY					1	
Power-supply voltage	ge (AVDD, DVDD)		2.7		5.3	V
		Normal mode, AVDD = 3V		900	1500	μΑ
Analog supply curre	nt	Normal mode, AVDD = 5V		900	1500	μA
0,		Standby mode		0.1	1	μA
		Power-down		0.1	1	μA
		Normal mode, DVDD = 3V		60	100	μA
		Normal mode, DVDD = 5V		95	150	μA
Digital supply currer	nt	Standby mode, SCLK = high, DVDD = 3V		45	70	μA
		Standby mode, SCLK = high, DVDD = 5V	Standby mode, SCLK = high, DVDD = 5V 65		80	μA
		Power-down		0.2		μΑ
		Normal mode, AVDD = DVDD = 3V		2.9		mW
Power dissipation, to	otal	Normal mode, AVDD = DVDD = 5V		5.0		mW
		Standby mode, AVDD = DVDD = 5V		0.3		mW
TEMPERATURE						
Operating temperate	ure range		-40		+85	°C
			-40			°C

(1) PP signifies peak-to-peak noise.


Copyright © 2009, Texas Instruments Incorporated



www.ti.com

SBAS458-JUNE 2009





PIN DESCRIPTIONS

NAME	TERMINAL	ANALOG/DIGITAL INPUT/OUTPUT	DESCRIPTION
DVDD	1	Digital	Digital power supply: 2.7V to 5.3V
DGND	2-4	Digital	Digital ground
CAP	5, 6	Analog	Gain amplifier bypass capacitor connection
AINP	7	Analog input	Positive analog input
AINN	8	Analog input	Negative analog input
REFN	9	Analog input	Negative reference input
REFP	10	Analog input	Positive reference input
AGND	11	Analog	Analog ground
AVDD	12	Analog	Analog power supply, 2.7V to 5.3V
	10		Data rate select: SPEED DATA RATE
SPEED	13	Digital input	0 10SPS
			1 80SPS
PDWN	14	Digital input	Power-down: Holding this pin low powers down the entire converter and resets the ADC.
SCLK	15	Digital input	Serial clock: Clock out data on the rising edge. Also used to initiate Sleep mode. See the <i>Standby Mode</i> section for more details.
			Dual-purpose output:
DRDY/DOUT	16	Digital output	Data ready: Indicates valid data by going low.
			Data output: Outputs data, MSB first, on the first rising edge of SCLK.

 ADS1130

SBAS458-JUNE 2009

OVERVIEW

www.ti.com

The ADS1130 is a precision, 18-bit ADC that includes a low-noise amplifier, internal oscillator, third-order delta-sigma ($\Delta\Sigma$) modulator, and fourth-order digital filter. The ADS1130 provides a complete front-end solution for bridge sensor applications such as weigh scales, strain gauges, and pressure sensors.

Data can be output at 10SPS for excellent 50Hz and 60Hz rejection, or at 80SPS when higher speeds are needed. The ADS1130 is easy to configure, and all digital control is accomplished through dedicated pins; there are no registers to program. A simple two-wire serial interface retrieves the data.

ANALOG INPUTS (AINP, AINN)

The input signal to be measured is applied to the input pins AINP and AINN. The ADS1130 accepts differential input signals, but can also measure unipolar signals.

LOW-NOISE AMPLIFIER

The ADS1130 features a low-drift, low-noise amplifier that provides a complete front-end solution for bridge sensors. A simplified diagram is shown in Figure 1. It consists of two chopper-stabilized amplifiers (A1 and A2) and three accurately-matched resistors (R₁, R_{F1}, and R_{F2}), which construct a differential front-end stage with a gain of 64, followed by gain stage A3 (Gain = 1). The inputs are equipped with an electromagnetic interference (EMI) filter, as shown in Figure 1. The cutoff frequency of the EMI filter is 19.6MHz. With a 5V reference, the bipolar input range is -39mV to +39mV. The inputs of the ADS1130 are protected with internal ESD diodes connected to the power-supply rails.




Figure 1. Simplified Diagram of the Amplifier

Bypass Capacitor

Place a 0.1μ F external capacitor between the two capacitor pins (CAP). A high-quality capacitor is recommended for best performance.

VOLTAGE REFERENCE INPUTS (REFP, REFN)

The voltage reference used by the modulator is generated from the voltage difference between REFP and REFN: $V_{REF} = REFP - REFN$. The reference inputs use a structure similar to that of the analog inputs. In order to increase the reference input impedance, a switching buffer circuitry is used to reduce the input equivalent capacitance. The reference drift and noise impact ADC performance. In order to achieve best results, pay close attention to the reference noise and drift specifications. A simplified diagram of the circuitry on the reference inputs is illustrated in Figure 2. The switches and capacitors can be modeled approximately using an effective impedance of:


$$Z_{EFF} = \frac{1}{2f_{MOD}C_{BUF}}$$

Where:

 f_{MOD} = modulator sampling frequency (76.8kHz) C_{BUF} = input capacitance of the buffer

For the ADS1130:

$$Z_{EFF} = \frac{1}{(2)(76.8 \text{kHz})(13 \text{fF})} = 500 \text{M}\Omega$$



(1) $f_{MOD} = 76.8 \text{kHz}.$

Figure 2. Simplified Reference Input Circuitry

ESD diodes protect the reference inputs. To prevent these diodes from turning on, make sure the voltages on the reference pins do not go below GND by more than 100mV, and likewise, do not exceed AVDD by 100mV:

GND – 100mV < (REFP or REFN) < AVDD + 100mV


FREQUENCY RESPONSE


The ADS1130 uses a sinc⁴ digital filter with the frequency response shown in Figure 3. The frequency response repeats at multiples of the modulator sampling frequency of 76.8kHz. The overall response is that of a low-pass filter with a –3dB cutoff frequency of 3.32Hz with the SPEED pin tied low (10SPS data rate) and 11.64Hz with the SPEED pin tied high (80SPS data rate).

To help see the response at lower frequencies, Figure 4(a) illustrates the response out to 100Hz, when the data rate = 10SPS. Notice that signals at multiples of 10Hz are rejected, and therefore simultaneous rejection of 50Hz and 60Hz is achieved.

The benefit of using a $sinc^4$ filter is that every frequency notch has four zeros on the same location. This response, combined with the low-drift internal oscillator, provides an excellent normal-mode rejection of line-cycle interference.

Figure 4(b) shows the same plot, but enlarges the view at the 50Hz and 60Hz notches with the SPEED pin tied low (10SPS data rate).








Figure 4. Frequency Response Out To 100Hz

www.ti.com

INSTRUMENTS

Texas



www.ti.com

SETTLING TIME

Large changes in the input signal require settling time. For example, an external multiplexer in front of the ADS1130 can cause large changes in the input voltage when switching the multiplexer input channels. Abrupt changes in the input require four data conversion cycles to settle. When continuously converting, five readings may be necessary in order to settle the data. If the change in input occurs in the middle of the first conversion, four more full conversions of the fully-settled input are required to get fully-settled data. Discard the first four readings because they contain only partially-settled data. Figure 5 illustrates the settling time for the ADS1130 in Continuous Conversion mode.

DATA RATE

The ADS1130 data rate is set by the SPEED pin, as shown in Table 1. When SPEED is low, the data rate is nominally 10SPS. This data rate provides the lowest noise, and also has excellent rejection of both 50Hz and 60Hz line-cycle interference. For applications requiring fast data rates, setting SPEED high selects a data rate of nominally 80SPS.

Table 1. Data Rate Settings

SPEED PIN	DATA RATE
0	10SPS
1	80SPS

DATA FORMAT

The ADS1130 outputs 18 bits of data in binary two's complement format. The least significant bit (LSB) has a weight of $(0.5V_{REF}/64)(2^{17} - 1)$. The positive full-scale input produces an output code of 1FFFFh and the negative full-scale input produces an output code of 40000h. The output clips at these codes for signals exceeding full-scale. Table 2 summarizes the ideal output codes for different input signals.

Table 2. Ideal Output Code vs Input Signal⁽¹⁾

INPUT SIGNAL V _{IN} (AINP – AINN)	IDEAL OUTPUT
≥ +0.5V _{REF} /64	1FFFFh
(+0.5V _{REF} /64)/(2 ¹⁷ - 1)	00001h
0	00000h
(-0.5V _{REF} /64)/(2 ¹⁷ - 1)	3FFFFh
$\leq -0.5 V_{REF}/64$	40000h

(1) Excludes effects of noise, INL, offset, and gain errors.

DATA READY/DATA OUTPUT (DRDY/DOUT)

This digital output pin serves two purposes. First, it indicates when new data are ready by going low. <u>Afterwards</u>, on the first rising edge of SCLK, the DRDY/DOUT pin changes function and begins outputting the conversion data, most significant bit (MSB) first. Data are shifted out on each subsequent SCLK rising edge. After all 18 bits have been retrieved, the pin can be forced high with additional SCLKs. It then stays high until new data are ready. This configuration is useful when polling on the status of DRDY/DOUT to determine when to begin data retrieval.

SERIAL CLOCK INPUT (SCLK)

This digital input shifts serial data out with each rising edge. This input has built-in hysteresis, but care should still be taken to ensure a clean signal. Glitches or slow-rising signals can cause unwanted additional shifting. For this reason, it is best to make sure the rise and fall times of SCLK are both less than 50ns.




Figure 5. Settling Time in Continuous Conversion Mode



www.ti.com

SBAS458-JUNE 2009

DATA RETRIEVAL

The ADS1130 continuously converts the analog input signal. To retrieve data, wait until <u>DRDY</u>/DOUT goes low, as shown in Figure 6. After <u>DRDY</u>/DOUT goes low, begin shifting out the data by applying SCLKs. Data are shifted out MSB first. It is not required to shift out all 18 bits of data, but the data must be retrieved before new data are updated (within t_{CONV}) or else the data are overwritten. Avoid data retrieval during the update period (t_{UPDATE}). To avoid having DRDY/DOUT remain in the state of the last bit, the 24

SCLKs may be applied to force DRDY/DOUT high. This technique is useful when a host controlling the device is polling DRDY/DOUT to determine when data are ready. Do not apply more than 24 SCLKs during data retrieval.




Figure 6. Data Retrieval Timing

SYMBOL	DESCRIPTION		MIN	ТҮР	MAX	UNITS
t _{DS}	DRDY/DOUT low to first SCLK rising e	0			ns	
t _{SCLK}	SCLK positive or negative pulse width	100			ns	
t _{PD}	SCLK rising edge to new data bit valid			50	ns	
t _{HT}	SCLK rising edge to old data bit valid:	hold time	0			ns
t _{UPDATE}	Data updating: no readback allowed		39			μs
		SPEED = 1		12.5		ms
t _{CONV}	Conversion time (1/data rate)	SPEED = 0		100		ms



STANDBY MODE

www.ti.com

Standby mode dramatically reduces power consumption by shutting down most of the circuitry. In Standby mode, the entire analog circuitry is powered down and only the clock source circuitry is awake to reduce the wake-up time from the Standby mode. To <u>enter</u> Standby mode, simply hold SCLK high after DRDY/DOUT goes low; see Figure 7. Standby mode can be initiated at any time during readback. When t_{STANDBY} has passe<u>d with</u> SCLK held high, Standby mode activates. DRDY/DOUT stays high when Standby mode begins. SCLK must remain high to stay in Standby mode. To exit Standby mode (wakeup), set SCLK low. The first data after exiting Standby mode is valid.




Figure 7. Standby Mode Timing (can be used for single conversions)

SYMBOL	DESCRIPTION		MIN	MAX	UNITS
t _{DSS}	SCLK high after DRDY/DOUT goes low	SPEED = 1	0	12.44	ms
	to activate Standby mode	SPEED = 0	0	99.94	ms
	Standby made activation time	SPEED = 1	20		μs
t _{STANDBY}	Standby mode activation time	SPEED = 0	20		μs
t _{S_RDY}	Data washi aftar aviting Standbu mada	SPEED = 1	52.51	52.51	ms
	Data ready after exiting Standby mode	SPEED = 0	401.8	401.8	ms



POWER-UP SEQUENCE

When powering up the ADS1130, AVDD and DVDD must be powered up before the PDWN pin goes high, as shown in Figure 8. If PDWN is not controlled by a microprocessor, a simple RC delay circuit must be implemented, as shown in Figure 9.

POWER-DOWN MODE

Power-Down mode shuts down the entire ADC circuitry and reduces the total power consumption close to zero. To enter Power-Down mode, simply hold the PDWN pin low. Power-Down mode also resets the entire circuitry to free the ADC circuitry from locking up to an unknown state. Power-Down mode can be initiated at any time during readback; it is not necessary to retrieve all 18 bits of data beforehand. Figure 10 shows the wake-up timing from Power-Down mode.





Figure 8. Power-Up Timing Sequence



(1) AVDD must be powered up at least 10 $\!\mu s$ before $\overline{\text{PDWN}}$ goes high.






Figure 10. Wake-Up Timing from Power-Down Mode

SYMBOL	DESCRIPTION	MIN	ТҮР	UNITS
tWAKEUP	Wake-up time after Power-Down mode		8	μs
t _{PDWN}	PDWN pulse width	30		μs



www.ti.com

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
ADS1130IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
ADS1130IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1130IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1130IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated