

±0.8% Accurate Quad UV/OV Positive/Negative Voltage Supervisor

ADM12914


FEATURES

Quad undervoltage/overvoltage (UV/OV) positive/negative supervisor Supervises up to two negative rails Adjustable UV and OV input thresholds Industry leading threshold accuracy over the extended temperature range: ±0.8% 1 V buffered reference output Open-drain UV and OV reset outputs Adjustable reset timeout with disable option Outputs guaranteed down to V_{cc} of 1 V Glitch immunity 62 μA supply current 16-lead QSOP package Specified from -40°C to +125°C

APPLICATIONS

Server supply monitoring FPGA/DSP core and I/O voltage monitoring Telecommunications equipment Medical equipment

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADM12914 is a quad voltage supervisory IC ideally suited for monitoring multiple rails in a wide range of applications. Each monitored rail has two dedicated input pins, VHx and VLx, which allows each rail to be monitored for both undervoltage (UV) and overvoltage (OV) conditions with high threshold accuracy of $\pm 0.8\%$. Common active low undervoltage ($\overline{\rm UV}$) and overvoltage ($\overline{\rm OV}$) pins are shared by each of the monitored voltage rails.

The ADM12914 includes a 1 V buffered reference output, REF, that acts as an offset when monitoring a negative voltage. The three-state SEL pin determines the polarity of the third and fourth inputs, that is, it configures the device to monitor positive or negative supplies.

The device incorporates an internal shunt regulator that enables the device to be used in higher voltage systems. This feature requires a resistor to be placed between the main supply rail and the $V_{\rm CC}$ pin to limit the current flow into the $V_{\rm CC}$ pin at a level no greater than 10 mA. The ADM12914 uses the internal shunt regulator to regulate $V_{\rm CC}$ if the supply line exceeds the absolute maximum ratings.

The ADM12914 is available in two models. The ADM12914-1 offers a latching overvoltage output that can be cleared by toggling the LATCH input pin. The ADM12914-2 has a disable pin that can override and disable both the $\overline{\text{UV}}$ and the $\overline{\text{OV}}$ output signals.

The ADM12914 is available in a 16-lead QSOP package. The device is specified over the extended temperature range of -40° C to $+125^{\circ}$ C.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features 1
Applications1
Functional Block Diagram1
General Description
Revision History
Specifications
Absolute Maximum Ratings 4
ESD Caution
Pin Configurations and Function Descriptions
Typical Performance Characteristics
Theory of Operation9
Voltage Supervision9
Polarity Configuration9
Monitoring Pin Connections10
Threshold Accuracy 10

	Voltage Monitoring Example	11
	Power-Up and Power-Down	12
	UV/OV Timing Characteristics	. 12
	Timer Capacitor Selection	. 12
	$\overline{\rm UV}$ and $\overline{\rm OV}$ Rise and Fall Time	. 13
	UV/OV OUTPUT Characteristics	13
	Glitch Immunity	13
	Undervoltage Lockout (UVLO)	. 13
	Shunt Regulator	. 13
	OV Latch (ADM12914-1)	. 13
	Disable (ADM12914-2)	. 13
Т	ypical Applications	. 14
C	Outline Dimensions	. 15
	Ordering Guide	. 15

REVISION HISTORY

9/09—Revision 0: Initial Version

SPECIFICATIONS

 $T_A = -40^{\circ}$ C to $+125^{\circ}$ C. Typical values at $T_A = 25^{\circ}$ C, unless otherwise noted. $V_{CC} = 3.3$ V, VLx = 0.45 V, VHx = 0.55 V, $\overline{LATCH} = V_{CC}$, SEL = V_{CC} , DIS = open, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SHUNT REGULATOR						
Vcc Shunt Regulator Voltage	VSHUNT	6.3	6.6	6.8	V	l _{cc} = 5 mA
V _{CC} Shunt Regulator Load Regulation	ΔV_{SHUNT}			150	mV	$I_{CC} = 2 \text{ mA to } 10 \text{ mA}$
SUPPLY						
Supply Voltage ¹	Vcc	2.3		VSHUNT	V	
Minimum Vcc Output Valid	V _{CCR(MIN)}			0.9	V	DIS = 0 V
Supply Undervoltage Lockout	V _{CC(UVLO)}	1.94	2	2.06	V	$DIS = 0 V, V_{CC}$ rising
Supply Undervoltage Lockout Hysteresis	$\Delta V_{\text{CC(HYST)}}$	15	25	35	mV	DIS = 0 V
Supply Current	Icc		62	100	μA	$V_{CC} = 2.3 V$ to 6.0 V
REFERENCE OUTPUT						
Reference Output Voltage	VREF	0.994	1	1.008	V	$I_{VREF} = \pm 1 \text{ mA}$
UNDERVOLTAGE/OVERVOLTAGE CHARACTERISTICS						
Undervoltage/Overvoltage Threshold	VUOT	496	500	504	mV	$V_{CC} = 2.3 V$ to 6.0 V
Undervoltage/Overvoltage Threshold to Output Delay	tuod	100	200	350	μs	$VHx = V_{UOT} - 5 \text{ mV or } VLx = V_{UOT} + 5 \text{ mV}$
VHx, VLx Input Current	I _{VHL}			±10	nA	
UV/OV Timeout Period	t _{UOTO}	7.5	8.5	10.5	ms	C _{TIMER} = 1 nF
OV LATCH CLEAR INPUT						
OV Latch Clear Threshold Input High	V _{LATCH} (IH)	1.2			V	
OV Latch Clear Threshold Input Low	V _{LATCH} (IL)			0.8	v	
LATCH Input Current	ILATCH			50	nA	$V_{\text{LATCH}} > 0.5 \text{ V}$
DISABLE INPUT						
DIS Input High	V _{DIS(IH)}	1.2			V	
DIS Input Low	V _{DIS(IL)}			0.8	V	
DIS Input Current	I _{DIS}	1.25	2	2.75	μA	V _{DIS} > 0.5 V
TIMER CHARACTERISTICS					-	
TIMER Pull-Up Current	I _{TIMER(UP)}	-1.7	-2.1	-2.5	μA	$V_{\text{TIMER}} = 0 \text{ V}$
TIMER Pull-Down Current	ITIMER(DOWN)	1.7	2.1	2.5	μA	$V_{\text{TIMER}} = 1.6 \text{ V}$
TIMER Disable Voltage	VTIMER(DIS)	-180	-270		mV	Referenced to V _{cc}
OUTPUT VOLTAGE						
Output Voltage High UV/OV	V _{OH}	1			V	$V_{CC} = 2.3 \text{ V}; I_{\overline{UV}/\overline{OV}} = -1 \mu \text{A}$
Output Voltage Low UV/OV	Vol		0.1	0.3	V	$V_{CC} = 2.3 \text{ V; } I_{UV/OV} = 2.5 \text{ mA}$
			0.01	0.15	v	$V_{cc} = 0.9 \text{ V; } I_{UV} = 100 \mu\text{A}$
THREE-STATE INPUT SEL						
Low Level Input Voltage	VIL			0.4	v	
High Level Input Voltage	VIH	1.4			V	
Pin Voltage when Left in High-Z State	Vz	0.8	0.9	1.0	V	$I_{SEL} = \pm 10 \ \mu A$
SEL High, Low Input Current	ISEL			±25	μA	
Maximum SEL Input Current	ISEL(MAX)			±30	μA	SEL tied to Vcc or GND

¹ The maximum voltage on the V_{cc} pin is limited by the input current. The V_{cc} pin has an internal 6.5 V shunt regulator and, therefore, a low impedance supply exceeding 6 V may exceed the maximum allowable input current. When operating from a higher supply than 6 V, always use a dropping resistor.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Vcc	–0.3 V to +6 V
UV, OV	–0.3 V to +16 V
TIMER	-0.3 V to (V _{CC} + 0.3 V)
VLx, VHx, LATCH, DIS, SEL	–0.3 V to +7.5 V
lcc	10 mA
Reference Load Current (IREF)	±1 mA
I _{UV} , I _{OV}	10 mA
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Lead Temperature (Soldering, 10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Thermal Resistance

Package Type	Αιθ	Unit
16-Lead QSOP	104	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

8265-002

Figure 2. ADM12914-1 Pin Configuration




Figure 3. ADM12914-2 Pin Configuration

Pin No.							
ADM12914-1 ADM12914-2		Mnemonic	Description				
1, 3	1, 3	VH1, VH2	Voltage High Input 1 and Voltage High Input 2. If the voltage monitored by VH1 or VH2 drops below 0.5 V an undervoltage condition is detected. Connect to V_{CC} when not in use.				
2, 4	2, 4	VL1, VL2	Voltage Low Input 1. If the voltage monitored by VL1 or VL2 rises above 0.5 V an overvoltage condition is detected. Tie to GND when not in use.				
5, 7	5, 7	VH3, VH4	Voltage High Input 3 and Voltage High Input 4. The polarity of these inputs is determined by the state of the SEL pin (see Table 5). When the monitored input is configured as a positive voltage and the voltage monitored by VH3 and VH4 drops below 0.5 V, an undervoltage condition is detected. Conversely, when the input is configured as a negative voltage and the input drops below 0.5 V, an overvoltage condition is detected. Connect to V_{cc} when not in use.				
6, 8	6,8	VL3, VL4	Voltage Low Input 3 and Voltage Low Input 4. The polarity of these inputs is determined by the state of the SEL pin (see Table 5). When the monitored input is configured as a positive voltage and the voltage monitored by VL3 or VL4 rises above 0.5 V, an overvoltage condition is detected. Conversely, when the input is configured as a negative voltage and the input rises above 0.5 V, an undervoltage condition is detected. Tie to GND when not in use.				
9	9	GND	Device Ground.				
10	10	REF	Buffered Reference Output. This pin is a 1 V reference that is used as an offset when monitoring negative voltages. This pin can source or sink 1 mA, and drive loads up to 1 nF. Larger capacitive loads may lead to instability. Leave unconnected when not in use.				
11	11	ōv	Overvoltage Reset Output. \overline{OV} is asserted low if a negative polarity input voltage drops below its associated threshold or if a positive polarity input voltage exceeds its threshold. The ADM12914-1 allows \overline{OV} to be latched low. The ADM12914-2 holds \overline{OV} low for an adjustable timeout period determined by the timer capacitor. This pin has a weak pull-up to V _{cc} and can be pulled up to 16 V externally. Leave this pin unconnected when not in use				
12	12	ŪV	Undervoltage Reset Output. \overrightarrow{UV} is asserted low if a negative polarity input voltage exceeds its associated threshold or if a positive polarity input voltage drops below its threshold. \overrightarrow{UV} is held low for an adjustable timeout period set by the external capacitor tied to the TIMER pin. The \overrightarrow{UV} pin has a weak pull-up to V _{cc} and can be pulled up to 16 V externally via an external pull-up resistor. Leave this pin unconnected when not in use.				
13	N/A ¹	LATCH	\overline{OV} Latch Bypass Input/Clear Pin. When pulled high, the \overline{OV} latch is cleared. When held high, the \overline{OV} output has the same delay and output characteristics as the \overline{UV} output. When pulled low, the \overline{OV} output is latched when asserted. (Applies only to the ADM12914-1.)				
N/A ¹	13	DIS	\overrightarrow{OV} and \overrightarrow{UV} Disable Input. When pulled high, the \overrightarrow{OV} and \overrightarrow{UV} outputs are held high irrespective of the state of the VHx and VLx input pins. However, if a UVLO condition occurs, the \overrightarrow{OV} and \overrightarrow{UV} outputs are asserted. This pin has a weak internal pull-down (2 μ A) to GND. Leave this pin unconnected when not in use. (Applies only to the ADM12914-2.)				
14	14	SEL	Input Polarity Select. This three-state input pin allows the polarity of VH3, VL3, VH4, and VL4 to be configured. Connect this pin to V_{CC} or GND, or leave it open to select one of three possible input polarity configurations (see Table 5).				

Table 4. Pin Function Descriptions

Pin No.			
ADM12914-1	ADM12914-2	Mnemonic	Description
15	15	TIMER	Adjustable Reset Delay Timer. Connect an external capacitor to the TIMER pin to program the reset timeout delay. Refer to Figure 15 in the Typical Performance Characteristics section. Connect this pin to V_{CC} to bypass the timer.
16	16	V _{cc}	Supply Voltage. V _{CC} operates as a direct supply for voltages up to 6 V. For voltages greater than 6 V, it operates as a shunt regulator. A dropping resistor must be used in this configuration to limit the current to less than 10 mA. When used without the resistor, the voltage at this pin must not exceed 6 V. A 0.1 μ F bypass capacitor or greater should be used.

¹ N/A means not applicable.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Input Threshold Voltage vs. Temperature




Figure 5. Supply Current vs. Temperature




Figure 6. Vcc Shunt Voltage vs. Temperature





Figure 9. Transient Duration vs. Comparator Overdrive



THEORY OF OPERATION VOLTAGE SUPERVISION

The ADM12914 supervises up to four voltage rails for undervoltage and overvoltage conditions. Two pins, VHx and VLx, are assigned to monitor each rail, one for overvoltage detection and the other for undervoltage detection. Each pin is connected to the input of an internal voltage comparator, and its voltage level is internally compared with a 0.5 V voltage reference with very high threshold accuracy of $\pm 0.8\%$. The device is specified over the extended operating temperature range from -40° C to $+125^{\circ}$ C.

The output of each of the internal undervoltage comparators is tied to a common $\overline{\text{UV}}$ output pin. Likewise, the outputs of the internal overvoltage comparators are tied to a common $\overline{\text{OV}}$ output pin.




Figure 16. Typical Applications Diagram

POLARITY CONFIGURATION

The ADM12914 is capable of monitoring supply voltages of both positive and negative polarities. The SEL pin is a three-state pin that determines the polarity of Input 3 and Input 4. As summarized in Table 5, the SEL pin is connected to either GND or $V_{\rm CC}$, or is not connected.

When an input is configured to monitor a positive voltage, using the three resistor scheme that is shown in Figure 17, VHx is connected to the high-side tap of the resistor divider and VLx is connected to the low-side tap of the resistor divider.

Conversely, when an input is configured to monitor a negative voltage, UVx and OVx are swapped internally. The negative voltage for monitoring is then connected as shown in Figure 18. VHx remains connected to the high-side tap and VLx remains connected to the low-side tap. Within this configuration, an undervoltage condition occurs when the monitored voltage is less negative than the programmed threshold, and an overvoltage condition occurs when the monitored voltage is more negative than the programmed threshold.

Table 5. Polarity Configuration

	Input 3			Input 4		
SEL Pin	Polarity	UV Condition	OV Condition	Polarity	UV Condition	OV Condition
Connected to Vcc	Positive	VH3 < 0.5 V	VL3 > 0.5 V	Positive	VH4 < 0.5 V	VL4 > 0.5 V
Left Unconnected	Positive	VH3 < 0.5 V	VL3 > 0.5 V	Negative	VL4 > 0.5 V	VH4 < 0.5 V
Connected to GND	Negative	VL3 > 0.5 V	VH3 < 0.5 V	Negative	VL4 > 0.5 V	VH4 < 0.5 V

MONITORING PIN CONNECTIONS

Positive Voltage Monitoring Scheme

When monitoring a positive supply, the desired nominal operating voltage for monitoring is denoted by V_M , I_M is the nominal current through the resistor divider, V_{OV} is the overvoltage trip point, and V_{UV} is the undervoltage trip point.




Figure 17. Positive Undervoltage/Overvoltage Monitoring Configuration

Figure 17 illustrates the positive voltage monitoring input connection. Three external resistors, R_X , R_Y , and R_Z , divide the positive voltage for monitoring, V_M , into high-side voltage, V_{PH} , and low-side voltage, V_{PL} . The high-side voltage is connected to the corresponding VHx pin and the low-side voltage is connected to the corresponding VLx pin.

To trigger an overvoltage condition, the low-side voltage (in this case, V_{PL}) must exceed the 0.5 V threshold on the VLx pin. The low-side voltage, V_{PL} , is given by the following equation:

$$V_{PL} = V_{OV} \left(\frac{R_Z}{R_X + R_Y + R_Z} \right) = 0.5 \text{ V}$$

Also,

$$R_X + R_Y + R_Z = \frac{V_M}{I_M}$$

Therefore, R_z , which sets the desired trip point for the overvoltage monitor, is calculated using the following equation:

$$R_{Z} = \frac{(0.5)(V_{M})}{(V_{OV})(I_{M})}$$
(1)

To trigger the undervoltage condition, the high-side voltage, V_{PH} , must exceed the 0.5 V threshold on the VHx pin. The high-side voltage, V_{PH} , is given by the following equation:

$$V_{PH} = V_{UV} \left(\frac{R_Y + R_Z}{R_X + R_Y + R_Z} \right) = 0.5 \text{ V}$$

Because R_Z is already known, R_Y can be expressed as follows:

$$R_{Y} = \frac{(0.5)(V_{M})}{(V_{UV})(I_{M})} - R_{Z}$$
⁽²⁾

When R_Y and R_Z are known, R_X is calculated using the following formula:

$$R_X = \frac{\left(V_M\right)}{\left(I_M\right)} - R_Z - R_Y \tag{3}$$

If V_M, I_M, V_{OV}, or V_{UV} change, each step must be recalculated.

Negative Voltage Monitoring Scheme

Figure 18 shows the circuit configuration for negative supply voltage monitoring. To monitor a negative voltage, a 1 V reference voltage is required to connect to the end node of the voltage divider circuit. This reference voltage is generated internally and is output through the REF pin.




Figure 18. Negative Undervoltage/Overvoltage Monitoring Configuration


The equations described previously in the Positive Voltage Monitoring Scheme section need some minor modifications for use with negative voltage monitoring. The 1 V reference voltage is added to the overall voltage drop; it must therefore be subtracted from V_M , V_{UV} , and V_{OV} before using each in the previous equations.

To monitor a negative voltage level, the resistor divider circuit divides the voltage differential level between the 1 V reference voltage and the negative supply voltage into high-side voltage, $V_{\rm NH}$, and low-side voltage, $V_{\rm NL}$. Similar to the positive voltage monitoring scheme, the high-side voltage, $V_{\rm NH}$, is connected to the corresponding VHx pin and the low-side voltage, $V_{\rm NL}$, is connected to the corresponding VLx pin. Refer to the Voltage Monitoring Example section for further information.

THRESHOLD ACCURACY

The reset threshold accuracy is fundamental, especially at lower voltage levels. Consider an FPGA application that requires a 1 V core voltage input with a tolerance of $\pm 5\%$, where the supply has a specified regulation, for example, $\pm 2.6\%$. As shown in Figure 19, to ensure the supply is within the FPGA input voltage requirement range, its voltage level must be monitored for UV and OV conditions. The voltage swing on the supply itself causes the voltage band available for setting the monitoring threshold to be quite narrow. In this example, the threshold voltages, including the

tolerances, must fit within a monitor region of just 0.024 V. The ADM12914 device with 0.1% resistors can achieve this level of accuracy.



VOLTAGE MONITORING EXAMPLE

To illustrate how the ADM12914 device works in a real-world application, consider the 1 V input example shown in Figure 19, with the addition of a -5 V rail.

The first step is to choose the current flow through both voltage divider circuits, for example, 5 μ A.

For the 1 V \pm 5% input, due to the specified \pm 2.6% regulation of the supply, the UV and OV threshold should be set in the middle of the undervoltage and overvoltage monitoring bands, respectively; in this case, on the \pm 3.8% points of the supply, which are 0.962 V for the UV threshold and 1.038 V for OV threshold.

Input these values into Equation 1 to Equation 3 as follows:

$$R_{Z} = \frac{(0.5)(1)}{(1.038)(5 \times 10^{-6})} \approx 96.5 \text{ k}\Omega \tag{1}$$

Insert the value of R_Z into Equation 2.

$$R_{\rm Y} = \frac{(0.5)(1)}{(0.962)(5 \times 10^{-6})} - 96.5 \ \mathrm{k\Omega} \approx 7.41 \ \mathrm{k\Omega} \tag{2}$$

Then substitute the calculated values for R_Z and R_Y into Equation 3.

$$R_{X} = \frac{1}{5 \times 10^{-6}} - 96.5 \text{ k}\Omega - 7.41 \text{ k}\Omega \approx 96.5 \text{ k}\Omega$$
(3)

This design approach meets the application specifications. As described previously, the 1 V rail is specified with an input requirement of $\pm 5\%$ and a supply tolerance of $\pm 2.6\%$. This effectively means the OV threshold of the monitoring device, including all the tolerance factors, must fit within the 1.026 V to 1.05 V range. Similarly, the UV threshold range must be between 0.95 V and 0.974 V.

The four worst-case scenarios of minimum and maximum undervoltage and overvoltage thresholds are calculated as follows:

Minimum overvoltage threshold

$$V_{OV_MIN} = (0.5 V - 0.8\%) \left(1 + \frac{(R_X - 0.1\%) + (R_Y - 0.1\%)}{(R_Z + 0.1\%)} \right)$$
$$= 0.496 \left(1 + \frac{(96,500 + 7410)(0.999)}{(96,500)(1.001)} \right)$$
$$= 1.029 \text{ V} > 1.026 \text{ V}$$

Maximum overvoltage threshold

$$V_{OV_MAX} = (0.5 \text{ V} + 0.8\%) \left(1 + \frac{(R_X + 0.1\%) + (R_Y + 0.1\%)}{(R_Z - 0.1\%)} \right)$$
$$= 1.047 \text{ V} < 1.05 \text{ V}$$

The maximum and minimum overvoltage threshold values reside within the 1.026 V to 1.05 V range specified.

The minimum and maximum undervoltage thresholds are calculated as follows:

Minimum undervoltage threshold

$$V_{UV_{MIN}} = (0.5 \text{ V} - 0.8\%) \left(1 + \frac{(R_X - 0.1\%)}{(R_Y + 0.1\%) + (R_Z + 0.1\%)} \right)$$

= 0.9557 V > 0.95 V

Maximum undervoltage threshold

$$V_{UV_MAX} = (0.5 \text{ V} + 0.8\%) \left(1 + \frac{(R_X + 0.1\%)}{(R_Y - 0.1\%) + (R_Z - 0.1\%)} \right)$$

These values fit within the specified undervoltage monitoring range. All four worst-case scenarios satisfy the tolerance requirement; therefore, the design approach is valid.




Figure 20. Positive and Negative Supply Monitor Example

Next, consider a -5 V input, which is specified with a $\pm 12\%$ input. The threshold accuracy required by the supply is chosen to be within $\pm 5\%$ of the -5 V rail. The UV and OV threshold should be set in the middle of the undervoltage and overvoltage monitoring bands, respectively. In this case, on the $\pm 8.5\%$ points of the supply, which is -4.575 V for the UV threshold and -5.425 V for the OV threshold.

The negative voltage scheme configuration requires that the 1 V reference voltage be accounted for in Equation 1 to Equation 3. The 1 V reference voltage is subtracted from V_M , V_{UV} , and V_{OV} , and the absolute value of the result is taken.

Equation 1 becomes

$$R_{Z} = \frac{(0.5)(-5-1)}{(-5.425-1)(5\times10^{-6})} \approx 93.1 \,\mathrm{k\Omega}$$

Insert the value of R_Z into Equation 2

$$R_{Y} = \frac{(0.5)(|-5-1|)}{(|-4.575-1|)(5\times10^{-6})} - 93.1 \,\mathrm{k\Omega} \approx 14.3 \,\mathrm{k\Omega}$$

To calculate R_{X} , insert the value of R_{Z} and R_{Y} into Equation 3.

$$R_{X} = \frac{(|-5-1|)}{5 \times 10^{-6}} - (14.3 \,\mathrm{k\Omega}) - (93.1 \,\mathrm{k\Omega}) \approx 1.09 \,\mathrm{M\Omega}$$

POWER-UP AND POWER-DOWN

On power-up, when V_{CC} reaches 1 V, the active low \overline{UV} output asserts and the \overline{OV} output pulls up to V_{CC} . When the voltage on the V_{CC} pin reaches 1 V, the ADM12914 is guaranteed to assert \overline{UV} low and \overline{OV} high. When V_{CC} exceeds 1.9 V (minimum), the VHx and VLx inputs take control. When V_{CC} and each of the VHx inputs are valid, an internal timer begins. Subsequent to an adjustable time delay, \overline{UV} weakly pulls high.

UV/OV TIMING CHARACTERISTICS

 \overline{UV} is an active low output. It asserts when any of the four monitored voltages is below its associated threshold. When the voltage on the V_{CC} pin is greater than 2 V, an internal timer holds \overline{UV} low for an adjustable period, t_{UOTO}, after the voltages on all the monitoring rails rise above their thresholds. This allows time for all monitored power supplies to stabilize after power-up. Similarly, any monitored voltage that falls below its threshold initiates a timer reset, and the internal timer restarts once all the monitoring rails rise above their thresholds.


The $\overline{\rm UV}$ and $\overline{\rm OV}$ outputs are held asserted after all faults have cleared for an adjustable timeout period, determined by the value of the external capacitor attached to the TIMER pin.

TIMER CAPACITOR SELECTION

The UV and OV timeout period on the ADM12914 is programmable via the external timer capacitor, C_{TIMER} , placed between the TIMER pin and ground. The timeout period, t_{UOTO} , is calculated using the following equation:

 $C_{TIMER} = (t_{UOTO})(115)(10^{-9})$ F/sec

Refer to Figure 15 in the Typical Performance Characteristics section, which illustrates the delay time as a function of the timer capacitor value. A minimum capacitor value of 10 pF is required. The chosen timer capacitor must have a leakage current that is less than the 1.7 μ A TIMER pin charging current. To bypass the timeout period, connect the TIMER pin to V_{CC}.



$\overline{\text{UV}}$ and $\overline{\text{OV}}$ rise and fall times

The $\overline{\text{UV}}$ or $\overline{\text{OV}}$ output rise times (from 10% to 90%) can be approximated using the following equation:

 $t_R \approx 2.2 (R_{PULL-UP})(C_{LOAD})$

where:

 $R_{PULL-UP}$ is the internal weak pull-up resistance with an approximate value of 400 k Ω at room temperature with V_{CC} > 1 V. C_{LOAD} is the external load capacitance on the output pin.

When a fault occurs, the $\overline{\rm UV}$ or $\overline{\rm OV}$ output fall time can be expressed as

 $t_F \approx 2.2(R_{PULL-DOWN})(C_{LOAD})$

where $R_{PULL-DOWN}$ is the internal pull-down resistance, which is approximately 50 Ω . Assuming a load capacitance of 150 pF, the fall time is 16.5 ns.

UV/OV OUTPUT CHARACTERISTICS

Both the \overline{OV} and \overline{UV} outputs have strong pull-down to ground and weak internal pull-up to V_{CC}. This permits the pins to behave as open-drain outputs. When the rise time on the pin is not critical, the weak pull-up removes the requirement for an external pull-up resistor. The open-drain configuration allows for wire-OR'ing of outputs, which is particularly useful when more than one signal needs to pull down on the output.

At $V_{CC} = 1$ V, a maximum $V_{OL} = 0.15$ V at \overline{UV} is guaranteed. At $V_{CC} = 1$ V, the weak pull-up current on \overline{OV} is almost turned on. Consequently, if the state and pull-up strength of the \overline{OV} pin is important at very low V_{CC} , an external pull-up resistor of no more than 100 k Ω is advised. By adding an external pull-up resistor, the pull-up strength on the \overline{OV} pin is greater. Therefore, if it is connected in a wire-OR'ed configuration, the pull-down strength of any single device must account for this additional pull-up strength.

GLITCH IMMUNITY

The ADM12914 is immune to short transients that may occur on the monitored voltage rails. The device contains internal filtering circuitry that provides immunity to fast transient glitches. Figure 9 illustrates glitch immunity performance by showing the maximum transient duration without causing a reset pulse. Glitch immunity makes the ADM12914 suitable for use in noisy environments.

UNDERVOLTAGE LOCKOUT (UVLO)

The ADM12914 has an undervoltage lockout circuit that monitors the voltage on the $V_{\rm CC}$ pin. When the voltage on $V_{\rm CC}$ drops below 1.94 V (minimum), the circuit activates. The $\overline{\rm UV}$ output is asserted and the $\overline{\rm OV}$ output is cleared and is not allowed to assert. When $V_{\rm CC}$ recovers, $\overline{\rm UV}$ exhibits the same timing characteristics as though an undervoltage condition had occurred on the inputs.

SHUNT REGULATOR

The ADM12914 is powered via the V_{CC} pin. The V_{CC} pin can be directly connected to a voltage rail of up to 6 V. In this mode, the supply current of the device does not exceed 100 μ A. An internal shunt regulator allows the ADM12914 to operate at higher input voltage levels by placing a shunt resistor in series between the supply rail and the V_{CC} pin to limit the input current to less than 10 mA. Use Figure 7 in the Typical Performance Characteristics section to assist in determining the value of this resistance. Choose an appropriate location on the curve to accommodate variations in V_{CC} due to changes in current through the dropper resistor.

OV LATCH (ADM12914-1)

If an overvoltage condition occurs when the LATCH pin is pulled low, the \overrightarrow{OV} pin latches low. Pulling LATCH high clears the latch. If an \overrightarrow{OV} condition clears while LATCH is high, the latch is bypassed and the \overrightarrow{OV} pin behaves in the same way as the \overrightarrow{UV} pin, with an identical timeout period. If the LATCH pin is pulled low while the timeout period is active, the \overrightarrow{OV} pin latches low, as in normal operation.

DISABLE (ADM12914-2)

Pulling the DIS pin high disables both the \overline{UV} and \overline{OV} outputs, and forces both outputs to remain weakly pulled high, regardless of any faults that are detected at the inputs. If a UVLO condition is detected, the \overline{UV} output is asserted and pulls low; however, the timeout function is bypassed. As soon as the UVLO condition clears, the \overline{UV} output pulls high. To guarantee normal operation when the pin is left unconnected, DIS has a weak 2 μ A internal pull-down current.

TYPICAL APPLICATIONS




Figure 23. Typical Application Diagram for Monitoring 5 V, 3.3 V, 2.5 V, and 1.8 V with 1.5% Supply Tolerance and 5% Input Tolerance Requirement





Figure 24. Typical Application Diagram for Monitoring 12 V with 1.5% Supply Tolerance and 5% Input Tolerance Requirement; -12 V with 3% Supply Tolerance and 15% Input Tolerance Requirement

OUTLINE DIMENSIONS



Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADM12914-1ARQZ ¹	-40°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADM12914-1ARQZ-RL7 ¹	-40°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADM12914-2ARQZ ¹	-40°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADM12914-2ARQZ-RL7 ¹	-40°C to +125°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16

 1 Z = RoHS Compliant Part.

NOTES

©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08265-0-9/09(0)



www.analog.com

Rev. 0 | Page 16 of 16